







SN74AVC1T45-Q1 SCES971 - MAY 2024

SN74AVC1T45-Q1 Automotive Single-Bit Dual-Supply Bus Transceiver With **Configurable Voltage Translation and 3-State Outputs**

1 Features

- Available in the Texas Instruments NanoFree™
- Fully configurable dual-rail design allows each port to operate over the full 1.08V to 3.6V power-supply
- V_{CC} isolation feature if either V_{CC} input is at GND, then both ports are in the high-impedance
- DIR input circuit referenced to V_{CCA}
- ±12mA output drive at 3.3V
- I/Os are 4.6V tolerant
- I_{off} supports partial-power-down mode operation
- Typical maximum data rates
 - 500Mbps (1.08V to 3.3V translation)
 - 320Mbps (<1.8V to 3.3V translation)
 - 320Mbps (translate to 2.5V or 1.8V)
 - 280Mbps (translate to 1.5V)
 - 240Mbps (translate to 1.2V)
- Latch-up performance exceeds 100mA per JESD 78, Class II
- ESD protection exceeds JESD 22
 - ±2000V Human Body Model (A114-A)
 - 200V Machine Model (A115-A)
 - ±1000V Charged-Device Model (C101)

2 Applications

- Personal electronic
- Industrial
- **Enterprise**
- Telecom

3 Description

This single-bit noninverting bus transceiver uses two separate configurable power-supply rails. The SN74AVC1T45-Q1 is operational with V_{CCA}/V_{CCB} as low as 1.08V.

The A port is designed to track V_{CCA}. V_{CCA} accepts any supply voltage from 1.08V to 3.6V. The B port is designed to track V_{CCB}. V_{CCB} accepts any supply voltage from 1.08V to 3.6V. This allows for universal low-voltage, bidirectional translation between any of the 1.2V, 1.5V, 1.8V, 2.5V, and 3.3V voltage nodes.

The SN74AVC1T45-Q1 is designed for asynchronous communication between two data buses. The logic levels of the direction-control (DIR) input activate either the B-port outputs or the A-port outputs. The device transmits data from the A bus to the B bus when the B-port outputs are activated and from the B bus to the A bus when the A-port outputs are activated. The input circuitry on both A and B ports always is active and must have a logic HIGH or LOW level applied to prevent excess I_{CC} and I_{CC7}.

The SN74AVC1T45-Q1 is designed so that the DIR input is powered by V_{CCA} .

This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The V_{CC} isolation feature is designed so that if either V_{CC} input is at GND, then both ports are in the highimpedance state.


NanoFree package technology breakthrough in IC packaging concepts, using the die as the package.

Package Information

PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE ⁽²⁾
SN74AVC1T45-Q1	DRY (USON, 6)	1.45mm × 1mm
3N/4AVC1145-Q1	DCK (SOT, 6)	2mm × 2.1mm

- (1) For more information, see Section 11.
- The package size (length × width) is a nominal value and includes pins, where applicable.





Logic Diagram (Positive Logic)



Table of Contents

1 Features1	7.1 Overview	16
2 Applications1	7.2 Functional Block Diagram	16
3 Description1	7.3 Feature Description	.16
4 Pin Configuration and Functions3	7.4 Device Functional Modes	.16
5 Specifications4	8 Application and Implementation	17
5.1 Absolute Maximum Ratings4	8.1 Application Information	17
5.2 ESD Ratings4	8.2 Typical Applications	17
5.3 Recommended Operating Conditions5	8.3 Power Supply Recommendations	20
5.4 Thermal Information6	8.4 Layout	20
5.5 Electrical Characteristics6	9 Device and Documentation Support	.22
5.6 Switching Characteristics, V _{CCA} = 1.2 ± 0.12V8	9.1 Receiving Notification of Documentation Updates	.22
5.7 Switching Characteristics, V _{CCA} = 1.5 ± 0.1V8	9.2 Support Resources	22
5.8 Switching Characteristics, V _{CCA} = 1.8 ± 0.15V9	9.3 Trademarks	22
5.9 Switching Characteristics, V _{CCA} = 2.5 ± 0.2V 10	9.4 Electrostatic Discharge Caution	.22
5.10 Switching Characteristics, V _{CCA} = 3.3 ± 0.3V 10	9.5 Glossary	.22
5.11 Operating Characteristics12	10 Revision History	22
5.12 Typical Characteristics13	11 Mechanical, Packaging, and Orderable	
6 Parameter Measurement Information15	Information	22
7 Detailed Description16		

4 Pin Configuration and Functions




Figure 4-1. DCK Package, 6-Pin SOT-SC70 (Top View)




Figure 4-2. DRY Package, 6-Pin USON (Top View)

See mechanical drawings in Section 11 for dimensions.

Table 4-1. Pin Functions

F	PIN	TYPE(1)	DESCRIPTION
NAME	NO.	I I PEV	DESCRIPTION
V _{CCA}	1	Р	A-port supply voltage. 1.08V ≤ V _{CCA} ≤ 3.6V
GND	2	G	Ground
A	3	I/O	Input/output A. Referenced to V _{CCA} .
В	4	I/O	Input/output B. Referenced to V _{CCB} .
DIR	5	I	Direction control signal
V _{CCB}	6	Р	B-port supply voltage. 1.08V ≤ V _{CCB} ≤ 3.6V.

(1) I =input, O = output, P = power, G = ground

5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		,	MIN	TYP	MAX	UNIT
V _{CCB}	Supply voltage B		-0.5	2	5.5	V
		I/O Ports (A Port)	-0.5		4.6	
VI	Input Voltage ⁽²⁾	I/O Ports (B Port)	-0.5		4.6	V
		Control Inputs	-0.5	2	4.6	
.,	Voltage applied to any output in the high-impedance or	A Port	-0.5		4.6	V
Vo	power-off state ⁽²⁾	B Port	-0.5		4.6	V
V	Voltage and its data are substituted in the billion and accordance (2) (3)	A Port	-0.5	•	V _{CCA} + 0.5	V
Vo	Voltage applied to any output in the high or low state ^{(2) (3)}	B Port	-0.5	•	V _{CCB} + 0.5	
I _{IK}	Input clamp current	V _I < 0	-50			mA
I _{OK}	Output clamp current	V _O < 0	-50			mA
Io	Continuous output current		-50		50	mA
	Continuous current through V _{CC} or GND		-100		100	mA
Tj	Junction Temperature				150	°C
T _{stg}	Storage temperature		-65		150	°C

⁽¹⁾ Operation outside the *Absolute Maximum Rating* may cause permanent device damage. *Absolute Maximum Rating* do not imply functional operation of the device at these or any other conditions beyond those listed under *Recommended Operating Condition*. If used outside the *Recommended Operating Condition* but within the *Absolute Maximum Rating*, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

- (2) The input voltage and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.
- (3) The output positive-voltage rating may be exceeded up to 6.5V maximum if the output current rating is observed.

5.2 ESD Ratings

			VALUE	UNIT
\/	Electrostatic discharge	Human body model (HBM), per AEC Q100-002 ⁽¹⁾	±2000	\/
V _(ESD)	Liectrostatic discriarge	Charged device model (CDM), per AEC Q100-011	±1500	v

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted) (1) (2) (3)

				MIN	MAX	UNIT
V _{CCA}	Supply voltage A			1.08	3.6	.,
V _{CCB}	Supply voltage B			1.08	3.6	V
			V _{CCI} = 1.08V	V _{CCI} x 0.7		
	High-level input	Data innuta	V _{CCI} = 1.1V to 1.95V	V _{CCI} x 0.65		.,
V _{IH}	voltage	Data inputs	V _{CCI} = 2V to 2.7V	1.6		V
			V _{CCI} = 2.8V to 3.6V	2		
			V _{CCI} = 1.08V		V _{CCI} x 0.3	
\ /	Low-level input	Data inputs	V _{CCI} = 1.1V to 1.95V		V _{CCI} x 0.35	V
V_{IL}	voltage		V _{CCI} = 2V to 2.7V		0.7	\ \
			V _{CCI} = 2.8V to 3.6V		0.8	
			V _{CCA} = 1.08V to 1.95V	V _{CCA} x 0.65		
V_{IH}	High-level input voltage	Control inputs (referenced to V _{CCA})	V _{CCA} = 2V to 2.7V	1.7		V
	vollage	VCCA)	V _{CCA} = 2.8V to 3.6V	2		
			V _{CCA} = 1.08V to 1.95V		V _{CCA} x 0.35	
V_{IL}	Low-level input voltage	Control inputs (referenced to V _{CCA})	V _{CCA} = 2V to 2.7V		0.7	V
	vollage	VCCA)	V _{CCA} = 2.8V to 3.6V		0.8	
			V _{CCO} = 1.08V to 1.32V		-3	
			V _{CCO} = 1.4V to 1.6V		-6	
I _{OH}	High-level output c	urrent	V _{CCO} = 1.65V to 1.95V		-8	mA
			V _{CCO} = 2.3V to 2.7V		-9	
			V _{CCO} = 3V to 3.6V		-12	
			V _{CCO} = 1.08V to 1.32V		3	
			V _{CCO} = 1.4V to 1.6V		6	
I _{OL}	Low-level output cu	urrent	V _{CCO} = 1.65V to 1.95V		8	mA
			V _{CCO} = 2.3V to 2.7V		9	
			V _{CCO} = 3V to 3.6V		12	
VI	Input voltage (3)			0	3.6	V
\/ -	Output voltage	Active State		0	V _{cco}	V
Vo	Tri-State			0	3.6	, v
Δt/Δν	Input transition rise	and fall time	V _{CCI} = 1.08V to 3.6V		5	ns/V
T _A	Operating free-air t	emperature		-40	125	°C

⁽²⁾

 V_{CCI} is the V_{CC} associated with the input port. V_{CCO} is the V_{CC} associated with the output port. All control inputs and data I/Os of this device have weak pulldowns to ensure the line is not floating when undefined external to the device. The input leakage from these weak pulldowns is defined by the I_I specification indicated under *Electrical Characteristics*..

5.4 Thermal Information

		SN74AV0	C1T45-Q1	
	THERMAL METRIC ⁽¹⁾	DCK (TSC70)	DRY (USON)	UNIT
		6 PINS	6 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	239.9	291.9	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	175.0	137.6	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	94.4	176.5	°C/W
Y _{JT}	Junction-to-top characterization parameter	75.6	47.3	°C/W
Y_{JB}	Junction-to-board characterization parameter	93.9	175.9	°C/W
$R_{\theta JC(bottom)}$	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

5.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)(1) (2)

						Ol	peratir	ng free	air ter	nperat	ture (T	.)		
PA	RAMETER	TEST CONDITIONS	V _{CCA}	V _{CCB}		25°C		–40°	C to 8	5°C	-40°0	C to 12	5°C	UNIT
		CONDITIONS			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
		I _{OH} = -100μA	1.08V - 3.6V	1.08V - 3.6V	VCC O – 0.2			V _{CCO} - 0.2			V _{CCO} - 0.2			
	High-level	$I_{OH} = -3mA$	1.1V	1.1V	0.85			0.85			0.85			
V_{OH}	output	I _{OH} = -6mA	1.4V	1.4V	1.05			1.05			1.05			V
	voltage (3)	I _{OH} = -8mA	1.65V	1.65V	1.2			1.2			1.2			
		I _{OH} = -9mA	2.3V	2.3V	1.75			1.75			1.75			
		I _{OH} = -12mA	3V	3V	2.3			2.3			2.3			
		I _{OL} = 100μA	1.08V - 3.6V	1.08V - 3.6V			0.1			0.15			0.15	
		I _{OL} = 3mA	1.1V	1.1V			0.2			0.22			0.22	
.,	Low-level	I _{OL} = 6mA	1.4V	1.4V			0.28			0.30			0.31	V
V_{OL}	output voltage ⁽⁴⁾	I _{OL} = 8mA	1.65V	1.65V			0.32			0.35			0.35	V
		I _{OL} = 9mA	2.3V	2.3V			0.31			0.32			0.33	
		I _{OL} = 12mA	3V	3V			0.40			0.40			0.40	
l _i	Input leakage	Control inputs (DIR, \overline{OE}) V _I = V _{CCA} or GND	1.08V - 3.6V	1.08V - 3.6V	-0.25		0.25	-1		1	-1		1	μА
•	current	Data Inputs (Ax, Bx) V _I = V _{CCI} or GND	1.08V - 3.6V	1.08V - 3.6V	-0.25		0.25	-1		1	-1		1	μA
	Partial power	A Port or B Port	0V	0V - 3.6V	-1	0.1	1	-2		2	-5		5	_
l _{off}	down current	$V_{I} \text{ or } V_{O} = 0V - 3.6V$	0V - 3.6V	0V	-1	0.1	1	-2		2	-5		5	μA
l _{OZ}	Tri-state output current (5)	A or B Port: $V_I = V_{CCI}$ or GND $V_O = V_{CCO}$ or GND $\overline{OE} = V_{IH}$	3.6V	3.6V	-0.5	0.5	0.5	-1		1	-1		1	μА
			1.08V - 3.6V	1.08V - 3.6V			2			2.5			4	
I _{CCA}	V _{CCA} supply current	$V_I = V_{CCI}$ or GND $I_O = 0$	0V	3.6V	-0.2			-2			-2			μΑ
	33.7011	.0 0	3.6V	0V			1			2			2.5	

5.5 Electrical Characteristics (continued)

over operating free-air temperature range (unless otherwise noted)⁽¹⁾ (2)

TES						0	peratir	ng free	-air te	mperat	ture (TA	.)		
PA	RAMETER	CONDITIONS	V _{CCA}	V _{CCB}		25°C		-40°	°C to 8	5°C	-40°0	C to 12	25°C	UNIT
					MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
		., ., ., .,	1.08V - 3.6V	1.08V - 3.6V			2.5			3.5			5	
I _{CCB}	V _{CCB} supply current	$V_I = V_{CCI}$ or GND $I_O = 0$	0V	3.6V			1			2			3	μA
			3.6V	0V	-0.2			-2			-2			
I _{CCA} +	Combined supply current	$V_I = V_{CCI}$ or GND $I_O = 0$	1.08V - 3.6V	1.08V - 3.6V			3			5			8	μA
C _i	Control Input Capacitance	V _I = 3.3V or GND	3.3V	3.3V		2.5				2.5			2.5	pF
C _{io}	Data I/O Capacitance	OE = V _{CCA} , V _O = 1.65V DC +1MHz -16dBm sine wave	3.3V	3.3V		6				4			6	pF

- $\begin{array}{lll} \text{(1)} & V_{CCI} \text{ is the } V_{CC} \text{ associated with the input port.} \\ \text{(2)} & V_{CCO} \text{ is the } V_{CC} \text{ associated with the output port.} \\ \text{(3)} & \text{Tested at } V_I = V_{T+(MAX).} \\ \text{(4)} & \text{Tested at } V_I = V_{T-(MIN).} \\ \text{(5)} & \text{For I/O ports, the parameter I}_{OZ} \text{ includes the input leakage current.} \\ \end{array}$



5.6 Switching Characteristics, $V_{CCA} = 1.2 \pm 0.12V$

										B-P	ort Sup	ply Vol	tage (V	св)						
	PARAMETER	FROM	то	TEST	1.3	2 ± 0.12	2V	1.	.5 ± 0.1	V	1.	8 ± 0.15	5V	2.	.5 ± 0.2	V	3.	3 ± 0.3\	/	UNIT
					MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
		Α	В	-40°C to 85°C	3.0	3.1	10.8	2.3	2.6	7.7	2.1	2.5	6.6	1.9	3	5.3	1.8	3.5	5	
	Propagation delay			-40°C to 125°C	3.1	3.1	10.2	2.6	2.6	7.4	2.3	2.5	6.5	2.1	3	5.4	1.9	3.5	5.1	ns
t _{pd}	Propagation delay	В	Α	-40°C to 85°C	2.9	3.1	10.6	2.0	2.7	7.6	1.8	2.5	6.5	1.8	2.4	5.2	1.8	2.3	4.8	115
		В	^	-40°C to 125°C	3.1	3.1	10.2	2.3	2.7	7.8	2.1	2.5	6.7	2.0	2.4	5.4	2.0	2.3	5.0	
		ŌĒ	Α	-40°C to 85°C	3.3	5.3	12	3.3	5.3	12	3.5	5.3	12	3.5	5.3	12	3.5	5.3	12	
	Enable time	OE	^	-40°C to 125°C	3.8	5.3	12.8	3.8	5.3	12.8	3.8	5.3	12.7	3.8	5.3	12.7	3.7	5.3	12.3	no
t _{en}	Enable time	ŌĒ	В	-40°C to 85°C	3	5.1	12	3	4	7.5	2.5	3.5	5.9	2	3.2	4.7	2	3.1	4.7	ns
		OE	В	-40°C to 125°C	3.5	5.1	12	2.8	4	7.4	2.5	3.5	6	2.1	3.2	4.9	2.1	3.1	4.7	
		ŌĒ	Α	-40°C to 85°C	5.0	4.8	8.5	5.0	4.8	8.5	5.0	4.8	8.3	5.0	4.8	8.5	5.0	4.8	8.5	
	Disable time	OE	^	-40°C to 125°C	4.9	4.8	9.2	4.9	4.8	9.2	4.9	4.8	9.2	4.9	4.8	9.2	4.9	4.8	9.2	no
t _{dis}	Disable title	ŌĒ	В	-40°C to 85°C	5.6	4.7	11.4	4.8	4	9.3	5.2	4.1	9.1	4.0	4.3	7.1	5.0	5.1	8.3	ns
		OE	В	-40°C to 125°C	5.6	4.7	11.6	4.8	4	9.4	5.2	4.1	9.3	4.0	7.6	7.3	5.0	5.1	8.4	

5.7 Switching Characteristics, $V_{CCA} = 1.5 \pm 0.1V$

										B-P	ort Sup	ply Volt	age (Vo	св)						
	PARAMETER	FROM	то	TEST CONDITIONS	1.	2 ± 0.12	2V	1	.5 ± 0.1	V	1.8	8 ± 0.15	٧	2	.5 ± 0.2	V	3	.3 ± 0.3\	/	UNIT
					MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
		^	В	-40°C to 85°C	2.0	2.7	7.2	1.7		5.3	1.5		4.5	1.2		3.9	1.1		3.4	
	Propagation delay	A		-40°C to 125°C	2.3	2.7	7.3	1.9		5.3	1.8		4.5	1.5		3.9	1.3		3.4	ns
t _{pd}	Fropagation delay	В	Α	-40°C to 85°C	1.6	2.3	7.1	1.7		5.2	1.5		5.1	1.4		4.6	1.4		4.4	115
				-40°C to 125°C	1.8	2.3	7.0	1.9		5.2	1.8		5.1	1.6		4.6	1.5		4.4	
		ŌĒ	Α	-40°C to 85°C	3.0	3.7	7.0	2.9		7.6	2.8		6.9	2.7		7.5	2.6		6.6	
	Enable time			-40°C to 125°C	3.0	3.8	7.2	2.9		7.6	2.8		7.6	2.7		7.5	2.6		7.3	ns
t _{en}	Lilable tillle	ŌĒ	В	-40°C to 85°C	3.4	4.8	11.2	2.7		7.6	2.3		5.6	1.9		4.4	1.8		5.3	115
				-40°C to 125°C	3.4	5.1	11.2	2.7		7.7	2.3		5.6	1.9		4.4	1.8		4.5	

Product Folder Links: SN74AVC1T45-Q1

5.7 Switching Characteristics, $V_{CCA} = 1.5 \pm 0.1V$ (continued)

										B-P	ort Sup	ply Volt	tage (V _C	cB)						
	PARAMETER	FROM	то	TEST CONDITIONS	1.	2 ± 0.12	2V	1	.5 ± 0.1	V	1.8	8 ± 0.15	V	2	.5 ± 0.2\	/	3.	.3 ± 0.3\	/	UNIT
					MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
		ŌĒ	Α	-40°C to 85°C	4.1	3.1		4.1		8.6	4.0		9.6	4.0		9	4.0		8.7	
	Disable time	OL	^	-40°C to 125°C	4.1	4.8		3.2		8.6	4.0		9.6	4.0		9	4.0		8.6	ns
I _{dis}	Disable tille	ŌĒ	В	-40°C to 85°C	5.3	4.1	10	4.5		8.4	4.9		8.5	3.7		7.2	4.8		7.8	115
		OL		-40°C to 125°C	5.3	4.7	9.9	4.5		8.4	4.9		8.7	3.7		7.2	4.8		7.8	

5.8 Switching Characteristics, $V_{CCA} = 1.8 \pm 0.15V$

										В-Р	ort Sup	ply Volt	tage (V _C	св)													
	PARAMETER	FROM	то	TEST CONDITIONS	1.	2 ± 0.12	2V	1	1.5 ± 0.1V		1.8 ± 0.15V		SV	2.5 ± 0.2V			3.	3 ± 0.3V	<i>'</i>	UNIT							
					MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX								
		Α	В	-40°C to 85°C	1.9	2.5	6.2	1.5		5.1	1.4		4.4	1.1		4	1.0		3.9								
	Propagation delay	A	В	-40°C to 125°C	2.1	2.5	6.3	1.8		5.1	1.7		4.4	1.3		4	1.2		3.9	ns							
t _{pd}	Propagation delay	В	Α	-40°C to 85°C	2.1	2.5	6.5	1.5		4.6	1.4		4.4	1.3		3.9	1.1		3.7								
			A	-40°C to 125°C	2.3	2.5	6.3	1.8		4.6	1.7		4.4	1.5		3.9	1.4		3.7								
	Enable time	ŌĒ	Α	-40°C to 85°C	2.4	3	5.4	2.4		6.8	2.4		6.8	2.3		6.8	2.2		6.8								
		OE	A	-40°C to 125°C	2.4	3	5.4	2.4		6.8	2.4		6.8	2.3		6.8	2.2		6.8	ns							
t _{en}	Enable time	ŌĒ	В	-40°C to 85°C	3.3	4.6	11.0	2.5		8.2	2.1		6.7	1.7		5.1	1.6		4.5	ns							
		OE	В	-40°C to 125°C	3.3	4.6	11.0	2.5		8.2	2.1		6.7	1.7		5.1	1.6		4.5								
	OF	7	OE.	OE .	OE .	OE	OF	ŌĒ	OF	Α	-40°C to 85°C	4.4	2.7		4.3		7.1	4.3		7.1	4.3		7.1	4.2		7.1	
	Disable time	OE	A	-40°C to 125°C	4.4	2.7		4.3		7.1	4.3		7.1	4.3		7.1	4.2		7.1	no							
t _{dis}	Disable liffle	OF	В	-40°C to 85°C	5.1	3.9	9	4.3		7.8	4.7		8.1	3.6		6	4.6		7.2	ns							
		ŌĒ	В	-40°C to 125°C	5.1	3.9	9	4.3		7.8	4.7		8.3	3.6		6	4.6		7.4								

10



5.9 Switching Characteristics, $V_{CCA} = 2.5 \pm 0.2V$

										В-Р	ort Sup	ply Volta	age (V _C	св)						
	PARAMETER	FROM	то	TEST	1.3	2 ± 0.12	2V	1	1.5 ± 0.1V		1.	8 ± 0.15\	V	2.5 ± 0.2V		V	3.3 ± 0.3V		,	UNIT
					MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
		Α	В	-40°C to 85°C	1.8	2.4	5	1.4		4.7	1.3		3.9	1.1		3.1	0.9		2.8	
	Propagation delay			-40°C to 125°C	2.0	2.4	5.1	1.6		4.7	1.5		3.9	1.3		3.1	1.0		2.8	ns
t _{pd}	Propagation delay	В	Α	-40°C to 85°C	1.9	2.2	5.5	1.3		4.2	1.1		3.8	1.1		3.1	1		2.9	115
		В	^	-40°C to 125°C	2.1	2.2	5.2	1.5		4.2	1.3		3.8	1.3		3.1	1.1		2.9	
		ŌE A	^	-40°C to 85°C	1.9	2.2	3.8	1.9		3.8	1.9		3.8	1.9		3.8	1.9		3.8	
	Enable time	OE	^	-40°C to 125°C	1.9	2.2	3.8	1.9		3.8	1.9		3.8	1.9		3.8	1.9		3.8	no
t _{en}	Enable time	ŌĒ	В	-40°C to 85°C	2.9	4.5	10.8	2.2		7.6	1.8		6.5	1.5		4.1	1.3		4	ns
		OE	В	-40°C to 125°C	2.9	4.5	10.8	2.2		7.6	1.8		6.5	1.5		4.1	1.3		4	
		ŌĒ	Α	-40°C to 85°C	3.0	1.8	5.5	3.0		5.1	3.0		5.1	3.0		5.1	2.9		5.1	
	Disable time	OE	A	-40°C to 125°C	2.7	1.8	5.5	2.7		5.1	2.6		5.1	2.9		5.1	2.7		5.1	200
t _{dis}	Disable time	ŌĒ	В	-40°C to 85°C	5.0	3.6	9	4.2		7.1	4.6		7.3	3.5		5.7	4.6		6.8	ns
		OE	В	-40°C to 125°C	5.0	3.6	9	4.2		7.1	4.6		7.5	3.2		5.8	4.2		7.0	

5.10 Switching Characteristics, $V_{CCA} = 3.3 \pm 0.3V$

					B-Port Supply Voltage (V _{CCB})																						
	PARAMETER	FROM	то	TEST CONDITIONS	1.	2 ± 0.12	:V	1	.5 ± 0.1	V	1.	8 ± 0.15V	<i>'</i>	2	.5 ± 0.2	V	3.3 ± 0.3		/	UNIT							
					MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX								
		^	В	-40°C to 85°C	1.8	2.3	4.8	1.4		4.5	1.2		3.3	1.1		2.9	0.9		2.5								
	Propagation delay	A		-40°C to 125°C	2.0	2.3	5.2	1.5		4.5	1.4		3.3	1.1		2.9	1.0		2.5	ns							
t _{pd}	Fropagation delay	В	Α	-40°C to 85°C	1.8	2.2	5.2	1.2		3.8	1.0		3.4	0.9		2.8	0.9		2.5	115							
			^	-40°C to 125°C	1.9	2.2	5	1.3		3.8	1.2		3.4	1.1		2.8	1.0		2.5								
		ŌĒ A	OF A	-40°C to 85°C	1.8	2	3	1.8		4	1.8		4	1.8		4	1.8	,	4								
	Enable time		A								-40°C to 125°C	1.8	2	3.2	1.8		4	1.8		4	1.8		4	1.8		4	ns
t _{en}	LIIADIE UITIE	ŌĒ	Ē B ⊦	Ь.	<u> </u>	-40°C to 85°C	2.7	4	10	1.9		7.4	1.6		6.2	1.3		4	1.2		3.9	115					
		OE		-40°C to 125°C	2.7	4	10	1.9		7.4	1.6		6.2	1.3		4	1.2		3.9								

Submit Document Feedback Copyright © 2024 Texas Instruments Incorporated



5.10 Switching Characteristics, $V_{CCA} = 3.3 \pm 0.3V$ (continued)

										В-Р	ort Sup	ply Volt	age (V _C	св)							
	PARAMETER	FROM	то	TEST	1.2 ± 0.12V		1.5 ± 0.1V		V	1.8 ± 0.15V		2.5 ± 0.2V		/	3.3 ± 0.3V		/	UNIT			
					MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
		OE.	_	-40°C to 85°C	4.0	1.7	6	3.9		5.9	3.9		5.9	3.9		5.9	3.9		5.8		
	Disable time OE	OL	JE A	Α	-40°C to 125°C	4.0	1.7	6	3.9		6.0	3.9		6.0	3.9		6.0	3.9		6.0	ns
t _{dis}			DE B	-40°C to 85°C	5.0	3.4	8	4.2		6.9	4.7		7.1	3.7		5.5	4.6	-	6.6	115	
			٥	-40°C to 125°C	5.0	3.4	8	4.2		6.9	4.1		7.3	3.2		5.5	4.2		6.8		

Submit Document Feedback

11



5.11 Operating Characteristics

 $T_A = 25^{\circ}C^{(1)}$

			Si	upply Voltage	(V _{CCB} = V _{CCA})		
	PARAMETER	Test Conditions	1.2 ± 0.12V	1.8 ± 0.15V	2.5 ± 0.2V	$3.3 \pm 0.3 V$	UNIT
			TYP	TYP	TYP	TYP	
	A to B: outputs enabled		3	3	3	4	
C (2)	A to B: outputs disabled			3	4		
C _{pdA} (2)	B to A: outputs enabled	A Port	13	3 3 3 3 13 13 13 13 3 3 3	15	15	
	B to A: outputs disabled	CL = 0, RL = Open	3	3	4	,r	
	A to B: outputs enabled	f = 10MHz	13	13	15	15	pF
C (2)	A to B: outputs disabled	$t_{rise} = t_{fall} = 1 \text{ ns}$	3	3	3	3	
C_{ndR} (2)	B to A: outputs enabled		3	3	3	3	
	B to A: outputs disabled		3	3	3	3	

For more information about power dissipation capacitance, see the CMOS Power Consumption and C_{pd} Calculation application report. C_{pdA} and C_{pdB} are respectively A-Port and B-Port power dissipation capacitance per transceiver. (1)

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated

5.12 Typical Characteristics




Figure 5-1. Typical Propagation Delay of High-to-Low (A to B) vs Load Capacitance $T_A = 25^{\circ}C$, $V_{CCA} = 1.2V$




Figure 5-2. Typical Propagation Delay of Low-to-High (B to A) vs Load Capacitance $T_A = 25^{\circ}\text{C}, V_{\text{CCA}} = 1.2\text{V}$




Figure 5-3. Typical Propagation Delay of High-to-Low (A to B) vs Load Capacitance $T_A = 25^{\circ}\text{C}, V_{CCA} = 1.5\text{V}$




Figure 5-4. Typical Propagation Delay of Low-to-High (B to A) vs Load Capacitance $T_A = 25^{\circ}\text{C}, V_{CCA} = 1.5\text{V}$




Figure 5-5. Typical Propagation Delay of High-to-Low (A to B) vs Load Capacitance $T_A = 25^{\circ}C$, $V_{CCA} = 1.8V$




Figure 5-6. Typical Propagation Delay of Low-to-High (B to A) vs Load Capacitance $T_A = 25^{\circ}\text{C}, V_{CCA} = 1.8\text{V}$



5.12 Typical Characteristics (continued)




Figure 5-7. Typical Propagation Delay of High-to-Low (A to B) vs Load Capacitance $T_A = 25^{\circ}C$, $V_{CCA} = 2.5V$




Figure 5-8. Typical Propagation Delay of Low-to-High (B to A) vs Load Capacitance $T_A = 25^{\circ}C, V_{CCA} = 2.5V$




Figure 5-9. Typical Propagation Delay of High-to-Low (A to B) vs Load Capacitance $T_A = 25^{\circ}\text{C}$, $V_{CCA} = 3.3\text{V}$





Figure 5-10. Typical Propagation Delay of Low-to-High (B to A) vs Load Capacitance $T_A = 25^{\circ}\text{C}, \, V_{CCA} = 3.3\text{V}$

 V_{CCA}


V_{CCA}/2

6 Parameter Measurement Information




TEST	S1
t _{pd}	Open
t _{PLZ} /t _{PZL}	2 × V _{CCO}
t _{PHZ} /t _{PZH}	GND

V _{cco}	CL	R _L	V _{TP}
1.2 V	15 pF	2 kW	0.1 V
1.5 V ± 0.1 V	15 pF	2 kW	0.1 V
1.8 V ± 0.15 V	15 pF	2 kW	0.15 V
2.5 V ± 0.2 V	15 pF	2 kW	0.15 V
$3.3 \text{ V} \pm 0.3 \text{ V}$	15 pF	2 kW	0.3 V



V_{CCA}/2



Output Control

(low-level

NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR 10 MHz, Z_O = 50 W, dv/dt ≥ 1 V/ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- $\begin{array}{ll} \text{G.} & t_{PLH} \text{ and } t_{PHL} \text{ are the same as } t_{pd}. \\ \text{H.} & V_{CCI} \text{ is the } V_{CC} \text{ associated with the input port.} \end{array}$
- I. V_{CCO} is the V_{CC} associated with the output port.


Figure 6-1. Load Circuit and Voltage Waveforms

7 Detailed Description

7.1 Overview

The SN74AVC1T45-Q1 is a single-bit, dual-supply, noninverting voltage level translation device. V_{CCA} supports pin A and the direction control pin, and V_{CCB} supports pin B. The A port can accept I/O voltages ranging from 1.08V to 3.6V, while the B port can accept I/O voltages from 1.08V to 3.6V. The high on DIR allows data transmission from A to B and a low on DIR allows data transmission from B to A.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Fully Configurable

The fully configurable dual-rail design allows each port to operate over the full 1.08V to 3.6V power-supply range. Both V_{CCA} and V_{CCB} can be supplied at any voltage between 1.08V and 3.6V making the device an excellent choice for translating between any of the voltage nodes (1.2V, 1.8V, 2.5V, and 3.3V).

7.3.2 Support High-Speed Translation

SN74AVC1T45-Q1 can support high data-rate application. The translated signal data rate can be up to 500Mbps when signal is translated from 1.08V to 3.3V.

7.3.3 I_{off} Supports Partial-Power-Down Mode Operation

loff will prevent backflow current by disabling I/O output circuits when device is in partial-power-down mode.

7.4 Device Functional Modes

Table 7-1. Function Table

INPUT DIR ⁽¹⁾	OPERATION
L	B data to A bus
н	A data to B bus

Input circuits of the data I/Os always are active.

8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

The SN74AVC1T45-Q1 device can be used in level-translation applications for interfacing devices or systems operating at different interface voltages with one another. The maximum data rate can be up to 500Mbps when device translate signal from 1.08V to 3.3V.

8.1.1 Enable Times

Calculate the enable times for the SN74AVC1T45-Q1 using the following formulas:

- t_{PZH} (DIR to A) = t_{PLZ} (DIR to B) + t_{PLH} (B to A)
- t_{PZL} (DIR to A) = t_{PHZ} (DIR to B) + t_{PHL} (B to A)
- t_{PZH} (DIR to B) = t_{PLZ} (DIR to A) + t_{PLH} (A to B)
- t_{PZI} (DIR to B) = t_{PHZ} (DIR to A) + t_{PHI} (A to B)

In a bidirectional application, these enable times provide the maximum delay from the time the DIR bit is switched until an output is expected. For example, if the SN74AVC1T45-Q1 initially is transmitting from A to B, then the DIR bit is switched; the B port of the device must be disabled before presenting it with an input. After the B port has been disabled, an input signal applied to it appears on the corresponding A port after the specified propagation delay.

8.2 Typical Applications

8.2.1 Unidirectional Logic Level-Shifting Application

Figure 8-1 shows an example of the SN74AVC1T45-Q1 being used in a unidirectional logic level-shifting application.




Figure 8-1. Unidirectional Logic Level-Shifting Application

PIN	NAME	FUNCTION	DESCRIPTION
1	V _{CCA}	V _{CC1}	SYSTEM-1 supply voltage (1.2V to 3.6V)
2	GND	GND	Device GND
3	Α	OUT	Output level depends on V _{CC1} voltage.
4	В	IN	Input threshold value depends on V _{CC2} voltage.
5	DIR	DIR	GND (low level) determines B-port to A-port direction.
6	V _{CCB}	V _{CC2}	SYSTEM-2 supply voltage (1.2V to 3.6V)

8.2.1.1 Design Requirements

For this design example, use the parameters listed in Table 8-1.

Table 8-1. Design Parameters

DESIGN PARAMETERS	EXAMPLE VALUES
Input voltage range	1.2V to 3.6V
Output voltage range	1.2V to 3.6V

8.2.1.2 Detailed Design Procedure

To begin the design process, determine the following:

- · Input voltage range
 - Use the supply voltage of the device that is driving the SN74AVC1T45-Q1 device to determine the input voltage range. For a valid logic-high, the value must exceed the VIH of the input port. For a valid logic low the value must be less than the VIL of the input port.
- Output voltage range
 - Use the supply voltage of the device that the SN74AVC1T45-Q1 device is driving to determine the output voltage range.

8.2.1.3 Application Curve




Figure 8-2. Translation Up (1.2V to 3.3V) at 2.5MHz

Submit Document Feedback

8.2.2 Bidirectional Logic Level-Shifting Application

Figure 8-3 shows the SN74AVC1T45-Q1 being used in a bidirectional logic level-shifting application. Because the SN74AVC1T45-Q1 does not have an output-enable (OE) pin, the system designer should take precautions to avoid bus contention between SYSTEM-1 and SYSTEM-2 when changing directions.




Figure 8-3. Bidirectional Logic Level-Shifting Application

The following table provides data transmission from SYSTEM-1 to SYSTEM-2 and then from SYSTEM-2 to SYSTEM-1.

Table 8-2. Data Transmission: SYSTEM-1 and SYSTEM-2

STATE	DIR CTRL	I/O-1	I/O-2	DESCRIPTION
1	Н	Out	In	SYSTEM-1 data to SYSTEM-2
2	Н	Hi-Z	Hi-Z	SYSTEM-2 is getting ready to send data to SYSTEM-1. I/O-1 and I/O-2 are disabled. The bus-line state depends on pullup or pulldown. ⁽¹⁾
3	L	Hi-Z	Hi-Z	DIR bit is flipped. I/O-1 and I/O-2 still are disabled. The bus-line state depends on pullup or pulldown. ⁽¹⁾
4	L	In	Out	SYSTEM-2 data to SYSTEM-1

(1) SYSTEM-1 and SYSTEM-2 must use the same conditions (for example, both pullup or both pulldown).

8.2.2.1 Design Requirements

Refer to Section 8.2.1.1.

8.2.2.2 Detailed Design Procedure

Refer to Section 8.2.1.2.

8.2.2.3 Application Curve




Figure 8-4. Translation Up (1.2V to 3.3V) at 2.5MHz

8.3 Power Supply Recommendations

The SN74AVC1T45-Q1 device uses two separate configurable power-supply rails, V_{CCA} and V_{CCB}. V_{CCA} accepts any supply voltage from 1.08V to 3.6V, and V_{CCB} accepts any supply voltage from 1.08V to 3.6V. The A port and B port are designed to track V_{CCA} and V_{CCB} respectively allowing for low-voltage, bidirectional translation between any of the 1.2V, 1.5 -V, 1.8V, and 3.3V voltage nodes.

8.3.1 Power-Up Considerations

A proper power-up sequence always should be followed to avoid excessive supply current, bus contention, oscillations, or other anomalies. To guard against such power-up problems, take the following precautions:

- 1. Connect ground before any supply voltage is applied.
- 2. Power up V_{CCA}.
- 3. V_{CCB} can be ramped up along with or after V_{CCA}.

Table 8-3. Typical Total Static Power Consumption (I_{CCA} + I_{CCB})

V _{CCB}			Vo	CA			UNIT
▼ CCB	0V	1.2V	1.5V	1.8V	2.5V	3.3V	ONII
0V	0	<0.5	<0.5	<0.5	<0.5	<0.5	
1.2V	<0.5	<1	<1	<1	<1	1	
1.5V	<0.5	<1	<1	<1	<1	1	
1.8V	<0.5	<1	<1	<1	<1	<1	μA
2.5V	<0.5	1	<1	<1	<1	<1	
3.3V	<0.5	1	<1	<1	<1	<1	

8.4 Layout


8.4.1 Layout Guidelines

For device reliability, it is recommended to follow common printed-circuit board layout guidelines such as follows:

- Bypass capacitors should be used on power supplies.
- Short trace lengths should be used to avoid excessive loading.
- Placing pads on the signal paths for loading capacitors or pullup resistors to help adjust rise and fall times of signals depending on the system requirements.

Product Folder Links: SN74AVC1T45-Q1

8.4.2 Layout Example






Figure 8-5. PCB Layout Example



9 Device and Documentation Support

9.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.2 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

9.3 Trademarks

NanoFree[™] is a trademark of Texas Instruments.

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

9.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

10 Revision History

DATE	REVISION	NOTES				
May 2024	*	Initial Release				

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: SN74AVC1T45-Q1

www.ti.com

7-Oct-2025

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
CAVC1T45QDCKRQ1	Active	Production	SC70 (DCK) 6	3000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	180
CAVC1T45QDCKRQ1.A	Active	Production	SC70 (DCK) 6	3000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	180
CAVC1T45QDRYRQ1	Active	Production	SON (DRY) 6	5000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PZ

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74AVC1T45-Q1:

Catalog: SN74AVC1T45

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



PACKAGE OPTION ADDENDUM

www.ti.com 7-Oct-2025

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com 1-Aug-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CAVC1T45QDCKRQ1	SC70	DCK	6	3000	180.0	8.4	2.3	2.5	1.2	4.0	8.0	Q3
CAVC1T45QDRYRQ1	SON	DRY	6	5000	180.0	8.4	1.2	1.65	0.63	4.0	8.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 1-Aug-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CAVC1T45QDCKRQ1	SC70	DCK	6	3000	210.0	185.0	35.0
CAVC1T45QDRYRQ1	SON	DRY	6	5000	210.0	185.0	35.0



SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.

 4. Falls within JEDEC MO-203 variation AB.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.





Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated