
SCES166H - DECEMBER 1998 - REVISED JUNE 2000

- Member of the Texas Instruments Widebus™ Family
- EPIC[™] (Enhanced-Performance Implanted CMOS) Submicron Process
- DOC[™] (Dynamic Output Control) Circuit Dynamically Changes Output Impedance, Resulting in Noise Reduction Without Speed Degradation
- Dynamic Drive Capability Is Equivalent to Standard Outputs With I_{OH} and I_{OL} of ±24 mA at 2.5-V V_{CC}

- Overvoltage-Tolerant Inputs/Outputs Allow Mixed-Voltage-Mode Data Communications
- I_{off} Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class I
- Packaged in Thin Shrink Small-Outline Package

description

A Dynamic Output Control (DOC) circuit is implemented, which, during the transition, initially lowers the output impedance to effectively drive the load and, subsequently, raises the impedance to reduce noise. Figure 1 shows typical V_{OL} vs I_{OL} and V_{OH} vs I_{OH} curves to illustrate the output impedance and drive capability of the circuit. At the beginning of the signal transition, the DOC circuit provides a maximum dynamic drive that is equivalent to a high-drive standard-output device. For more information, refer to the TI application reports, AVC Logic Family Technology and Applications, literature number SCEA006, and Dynamic Output Control (DOCTM) Circuitry Technology and Applications, literature number SCEA009.






Figure 1. Output Voltage vs Output Current

This 22-bit flip-flop is operational at 1.2-V to 3.6-V V_{CC} , but is designed specifically for 1.65-V to 3.6-V V_{CC} operation.

The 22 flip-flops of the SN74AVC16722 are edge-triggered D-type flip-flops with clock-enable (CLKEN) input. On the positive transition of the clock (CLK) input, the device stores data into the flip-flops if CLKEN is low. If CLKEN is high, no data is stored.

A buffered output-enable (OE) input places the 22 outputs in either a normal logic state (high or low) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. OE does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

DOC, EPIC, and Widebus are trademarks of Texas Instruments.



SCES166H - DECEMBER 1998 - REVISED JUNE 2000

description (continued)

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The SN74AVC16722 is characterized for operation from -40°C to 85°C.

terminal assignments

DGG PACKAGE (TOP VIEW) <u>oe</u> II 64 **∏** CLK Q1 [] 2 63 D1 Q2 [] 3 62 D2 GND ∏ 4 61 ∏ GND Q3 🛮 5 60 D3 Q4 Π 6 59 **D** D4 V_{CC} **□** 7 58 V_{CC} Q5 🛮 8 57 D5 Q6 🛮 9 56 **∏** D6 Q7 [] 10 55 D7 GND [] 11 54 GND Q8 **∏** 12 53 D8 52 D9 Q9 **∏** 13 Q10 14 51 D10 Q11 [] 15 50 D11 Q12 16 49 D12 Q13 17 48 D13 GND [] 18 47 **∏** GND Q14 19 46 D14 Q15 20 45 D15 Q16 21 44 **∏** D16 V_{CC} 22 43 V_{CC} Q17 23 42 D17 Q18 24 41 **□** D18 GND ∏ 25 40 | GND Q19 **∏** 26 39 D19 Q20 **2**7 38 D20 V_{CC} **1** 28 37 V_{CC} Q21 [] 29 36 D21 Q22 | 30 35 **□** D22 GND [] 31 34 | GND NC 32 33 CLKEN


NC - No internal connection



FUNCTION TABLE (each flip-flop)

	INPL	JTS		OUTPUT
OE	CLKEN	CLK	D	Q
L	Н	Х	Х	Q ₀
L	L	\uparrow	Н	Н
L	L	\uparrow	L	L
L	L	L or H	Χ	Q ₀
Н	Χ	X	Χ	Z

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC} –0.5 V to 4.6 V
Input voltage range, V _I (see Note 1)
Voltage range applied to any output in the high-impedance or power-off state, VO
(see Note 1)
Voltage range applied to any output in the high or low state, VO
(see Notes 1 and 2)—0.5 V to V _{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0)
Output clamp current, I _{OK} (V _O < 0)
Continuous output current, IO±50 mA
Continuous current through each V _{CC} or GND±100 mA
Package thermal impedance, θ_{JA} (see Note 3)
Storage temperature range, T _{stg} –65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.
 - 2. The output positive-voltage rating may be exceeded up to 4.6 V maximum if the output current rating is observed.
 - 3. The package thermal impedance is calculated in accordance with JESD 51.



recommended operating conditions (see Note 4)

			MIN	MAX	UNIT				
\/	Cumply voltage	Operating	1.4	3.6	V				
Vcc	Supply voltage	Data retention only	1.2		V				
		V _{CC} = 1.2 V	Vcc						
		$V_{CC} = 1.4 \text{ V to } 1.6 \text{ V}$	0.65 × V _{CC}						
VIH	High-level input voltage	$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$	0.65 × V _{CC}		V				
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7						
		V _{CC} = 3 V to 3.6 V	2						
		V _{CC} = 1.2 V		GND					
		V _{CC} = 1.4 V to 1.6 V		0.35 × V _{CC}					
VIL	Low-level input voltage	$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		$0.35 \times V_{CC}$	V				
		V _{CC} = 2.3 V to 2.7 V		0.7					
		V _{CC} = 3 V to 3.6 V		0.8					
٧ _I	Input voltage		0	3.6	V				
\/o	Output voltago	Active state	0	VCC	V				
Vo	Output voltage	3-state	0	3.6	V				
		$V_{CC} = 1.4 \text{ V to } 1.6 \text{ V}$		-2					
1000	Static high-level output current [†]	$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		-4	mA				
lons	Static high-level output current	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		-8	mA				
		$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		-12					
		V _{CC} = 1.4 V to 1.6 V		2					
	Static low-level output current [†]	$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		4					
lors	Static low-level output current	V _{CC} = 2.3 V to 2.7 V		8	mA				
		$V_{CC} = 3 V \text{ to } 3.6 V$		12					
Δt/Δν	Input transition rise or fall rate	V _{CC} = 1.4 V to 3.6 V		5	ns/V				
TA	Operating free-air temperature		-40	85	°C				

[†] Dynamic drive capability is equivalent to standard outputs with I_{OH} and I_{OL} of ±24 mA at 2.5-V V_{CC}. See Figure 1 for V_{OL} vs I_{OL} and V_{OH} vs I_{OH} characteristics. Refer to the TI application reports, *AVC Logic Family Technology and Applications*, literature number **SCEA006**, and *Dynamic Output Control (DOC™) Circuitry Technology and Applications*, literature number **SCEA009**.

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCES166H - DECEMBER 1998 - REVISED JUNE 2000

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST (CONDITIONS	VCC	MIN	TYP [†]	MAX	UNIT		
		I _{OHS} = -100 μA		1.4 V to 3.6 V	V _{CC} -0.2					
		$I_{OHS} = -2 \text{ mA},$	V _{IH} = 0.91 V	1.4 V	1.05					
Vон		$I_{OHS} = -4 \text{ mA},$	$I_{OHS} = -4 \text{ mA}, \qquad V_{IH} = 1.07 \text{ V}$		1.2			V		
		$I_{OHS} = -8 \text{ mA}, \qquad V_{IH} = 1.7 \text{ V}$		2.3 V	1.75					
		$I_{OHS} = -12 \text{ mA},$	V _{IH} = 2 V	3 V	2.3					
		I _{OLS} = 100 μA		1.4 V to 3.6 V			0.2			
		$I_{OLS} = 2 \text{ mA},$	$V_{IL} = 0.49 V$	1.4 V			0.4			
V _{OL}		$I_{OLS} = 4 \text{ mA},$	$V_{IL} = 0.57 V$	1.65 V		0.45	V			
		$I_{OLS} = 8 \text{ mA},$	$V_{IL} = 0.7 V$	2.3 V			0.55			
		$I_{OLS} = 12 \text{ mA},$	$V_{IL} = 0.8 V$	3 V			0.7			
П		$V_I = V_{CC}$ or GND		3.6 V			±2.5	μΑ		
I _{off}		V_I or $V_O = 3.6 V$		0			±10	μΑ		
loz		$V_O = V_{CC}$ or GND		3.6 V			±10	μΑ		
Icc		$V_I = V_{CC}$ or GND,	IO = 0	3.6 V			40	μΑ		
	Control inputs			2.5 V		4				
Ci	Control inputs	$V_I = V_{CC}$ or GND		3.3 V		4		pF		
	Data inputs	J AL = ACC OLGIAD		2.5 V		2				
	Data inputs			3.3 V		2				
C	Outputs	Vo = Voo or GND	2.5 V		6.5		pF			
Co	Outputs	$V_O = V_{CC}$ or GND		3.3 V		6		РΓ		

[†] Typical values are measured at $T_A = 25$ °C.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 2 through 5)

						V _{CC} = 1.8 V ± 0.15 V			V _{CC} = 3.3 V ± 0.3 V		UNIT		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
fclock	Clock freque	requency						80		140		175	MHz
t _W	Pulse durati	on, CLK high or low					6.2		3.5		2.8		ns
	0 - 1 1	Data before CLK↑	12.8		8.3		5.7		3.5		2.5		
t _{su}	Setup time	CLKEN before CLK↑	3.5		2		1.6		1.4		1.4		ns
4.	Hald Care	Data after CLK↑	0		0		0		0		0		
th th	Hold time	CLKEN after CLK↑	2.1		1.6		1.3		1.2		1.2		ns

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 2 through 5)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 1.2 V	2 V VCC = 1.5 V ± 0.1 V		V _{CC} = 1.8 V ± 0.15 V		V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
	(1141 01)	(001101)	TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}							80		140		175	MHz
t _{pd}	CLK	Q	7.7	1.5	6.3	1.5	5.4	1	3.3	0.7	2.6	ns
ten	ŌĒ	Q	11.2	2.5	10.6	2.4	9.5	1.8	6	1.4	4.3	ns
t _{dis}	ŌĒ	Q	6.8	1.9	7.2	1.9	7	1.2	3.6	1.2	3.4	ns




operating characteristics, T_A = 25°C


	PARAMETER		TEST CONDITIONS	V _{CC} = 1.8 V	$V_{CC} = 2.5 \text{ V}$	V _{CC} = 3.3 V	UNIT	
	FARAMETER		TEST CONDITIONS	TYP	TYP	TYP	OIVII	
	Power dissipation	Outputs enabled	Cı = 0. f = 10 MHz	88	98	110	pF	
Cpd	capacitance	Outputs disabled	$C_L = 0$, $f = 10 MHz$	60	64	79		


PARAMETER MEASUREMENT INFORMATION V_{CC} = 1.2 V AND 1.5 V \pm 0.1 V












PROPAGATION DELAY TIMES



ENABLE AND DISABLE TIMES


NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_f \leq$ 2 ns, $t_f \leq$ 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLZ and tpHZ are the same as tdis.
- F. tpZL and tpZH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms



PARAMETER MEASUREMENT INFORMATION $V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}$




NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50~\Omega$, $t_f \leq$ 2 ns. $t_f \leq$ 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 3. Load Circuit and Voltage Waveforms

PARAMETER MEASUREMENT INFORMATION $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$




- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_Q = 50 \Omega$, $t_f \leq$ 2 ns, $t_f \leq$ 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tpLz and tpHz are the same as tdis.
 - F. tpzL and tpzH are the same as ten.
 - G. tpLH and tpHL are the same as tpd.

Figure 4. Load Circuit and Voltage Waveforms



PARAMETER MEASUREMENT INFORMATION $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$



- NOTES: A. C_I includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_f \leq$ 2 ns, $t_f \leq$ 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tpl 7 and tpH7 are the same as tdis.
 - F. tpzL and tpzH are the same as ten.
 - G. tplH and tpHL are the same as tpd.

Figure 5. Load Circuit and Voltage Waveforms



www.ti.com 11-Nov-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
74AVC16722DGGRE4	Active	Production	TSSOP (DGG) 64	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AVC16722
SN74AVC16722DGGR	Active	Production	TSSOP (DGG) 64	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AVC16722
SN74AVC16722DGGR.B	Active	Production	TSSOP (DGG) 64	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AVC16722

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AVC16722DGGR	TSSOP	DGG	64	2000	330.0	24.4	8.4	17.3	1.7	12.0	24.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AVC16722DGGR	TSSOP	DGG	64	2000	356.0	356.0	45.0

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025