









SN54AHCT574, SN74AHCT574

SCLS245N - OCTOBER 1995 - REVISED JULY 2024

SNx4AHCT574 Octal Transparent D-Type Latches With 3-State Outputs

1 Features

- Inputs are TTL-voltage compatible
- Latch-up performance exceeds 250mA per JESD
- On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.
- ESD protection exceeds JESD 22
 - 2000V human-body model (A114-A)
 - 1000V charged-device model (C101)

2 Applications

- **Smartphone Handsets**
- **PDAs**
- **Network Switches**
- Wearable Health and Fitness Devices
- Televisions (LCDs)
- Power Infrastructures


3 Description

The SNx4AHCT574 devices are octal edge-triggered D-type flip-flops that feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads.

Device Information

| PART NUMBER | PACKAGE ⁽¹⁾ | PACKAGE SIZE(2) | BODY SIZE(3) |
|-------------|------------------------|---------------------|------------------|
| SNx4AHCT574 | DB (SSOP, 20) | 7.2mm × 7.8mm | 7.50mm x 5.30mm |
| | DGV (TVSOP, 20) | 5.00mm x 6.4mm | 5.00mm x 4.40mm |
| | DW (SOIC, 20) | 12.80mm × 10.3mm | 12.8mm x 7.5mm |
| | N (PDIP, 20) | 24.33mm x 9.4mm | 25.40mm x 6.35mm |
| | PW (TSSOP, 20) | 6.50mm × 6.4mm | 6.50mm x 4.40mm |

- (1) For more information, see Section 11.
- The package size (length × width) is a nominal value and includes pins, where applicable.
- The body size (length × width) is a nominal value and does not include pins.



Simplified Schematic




Table of Contents


| 1 Features | 1 | 7.3 Feature Description | 8 |
|--------------------------------------|----------------|---|------|
| 2 Applications | 1 | 7.4 Device Functional Modes | 8 |
| 3 Description | 1 | 8 Application and Implementation | 9 |
| 4 Pin Configuration and Functions | 3 | 8.1 Application Information | 9 |
| 5 Specifications | 4 | 8.2 Typical Application | 9 |
| 5.1 Absolute Maximum Ratings | 4 | 8.3 Power Supply Recommendations | .10 |
| 5.2 ESD Ratings | 4 | 8.4 Layout | 10 |
| 5.3 Recommended Operating Conditions | | 9 Device and Documentation Support | |
| 5.4 Thermal Information | <mark>5</mark> | 9.1 Receiving Notification of Documentation Updates | . 11 |
| 5.5 Electrical Characteristics | <mark>5</mark> | 9.2 Support Resources | . 11 |
| 5.6 Timing Requirements | <mark>5</mark> | 9.3 Related Links | . 11 |
| 5.7 Switching Characteristics | 6 | 9.4 Trademarks | . 11 |
| 5.8 Operating Characteristics | <mark>6</mark> | 9.5 Electrostatic Discharge Caution | . 11 |
| 5.9 Typical Characteristics | 6 | 9.6 Glossary | . 11 |
| 6 Parameter Measurement Information | 7 | 10 Revision History | . 11 |
| 7 Detailed Description | 8 | 11 Mechanical, Packaging, and Orderable | |
| 7.1 Overview | 8 | Information | .12 |
| 7.2 Functional Block Diagram | 8 | | |



4 Pin Configuration and Functions

SN54AHCT574 . . . J OR W PACKAGE SN74AHCT574 . . . DB, DGV, DW, N, NS, OR PW PACKAGE (TOP VIEW)








Table 4-1. Pin Functions

| | PIN | | DESCRIPTION |
|-----|-----------------|-----|---------------|
| NO. | NAME | I/O | DESCRIPTION |
| 1 | ŌĒ | I | Output Enable |
| 2 | 1D | I | 1D Input |
| 3 | 2D | 1 | 2D Input |
| 4 | 3D | I | 3D Input |
| 5 | 4D | I | 4D Input |
| 6 | 5D | I | 5D Input |
| 7 | 6D | I | 6D Input |
| 8 | 7D | I | 7D Input |
| 9 | 8D | I | 8D Input |
| 10 | GND | _ | Ground Pin |
| 11 | CLK | I | Clock Pin |
| 12 | 8Q | 0 | 8Q Output |
| 13 | 7Q | 0 | 7Q Output |
| 14 | 6Q | 0 | 6Q Output |
| 15 | 5Q | 0 | 5Q Output |
| 16 | 4Q | 0 | 4Q Output |
| 17 | 3Q | 0 | 3Q Output |
| 18 | 2Q | 0 | 2Q Output |
| 19 | 1Q | 0 | 1Q Output |
| 20 | V _{CC} | _ | Power Pin |



5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

| | | | MIN | MAX | UNIT |
|------------------|---|-----------------------------|------|-----------------------|------|
| V _{CC} | Supply voltage range | | -0.5 | 7 | V |
| VI | Input voltage range ⁽²⁾ | | -0.5 | 7 | V |
| Vo | Output voltage range ⁽²⁾ | | -0.5 | V _{CC} + 0.5 | V |
| I _{IK} | Input clamp current | V _I < 0 | | -20 | mA |
| I _{OK} | Output clamp current | $V_O < 0$ or $V_O > V_{CC}$ | | ±20 | mA |
| Io | Continuous output current | $V_{O} = 0$ to V_{CC} | | ±25 | mA |
| | Continuous current through V _{CC} or GND | · | | ±50 | mA |
| T _{stg} | Storage temperature range | -65 | 150 | °C | |

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

5.2 ESD Ratings

| | | | Value | UNIT |
|--------------------|-------------------------|--|-------|------|
| | | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾ | ±2000 | |
| V _(ESD) | Electrostatic discharge | Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾ | ±1000 | V |

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

| | | SN54AHC | T574 | SN74AHC | T574 | UNIT |
|-----------------|------------------------------------|-------------|-----------------|---------|-----------------|------|
| | | MIN | MAX | MIN | MAX | UNII |
| V _{CC} | Supply voltage | 4.5 | 5.5 | 4.5 | 5.5 | V |
| V _{IH} | High-level input voltage | 2 | | 2 | | V |
| V _{IL} | Low-level input voltage | | 0.8 | | 0.8 | V |
| VI | Input voltage | 0 | 5.5 | 0 | 5.5 | V |
| Vo | Output voltage | 0 | V _{CC} | 0 | V _{CC} | V |
| I _{OH} | High-level output current | | -8 | | -8 | mA |
| I _{OL} | Low-level output current | | 8 | | 8 | mA |
| Δt/Δν | Input transition rise or fall rate | | 20 | | 20 | ns/V |
| T _A | Operating free-air temperature | – 55 | 125 | -40 | 125 | °C |

All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs (SCBA004).

⁽²⁾ The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



5.4 Thermal Information

| | | | | SN74AH0 | CT574 | | | | | |
|-----------------------|--|-----------|--------------|----------------|----------|----------|---------------|------|--|--|
| | THERMAL METRIC(1) | DW (SOIC) | DB (SSOP) | DGV (TVSOP) | N (PDIP) | NS (SOP) | PW (TSSOP) | UNIT | | |
| | | 20 PINS | | | | | | | | |
| $R_{\theta JA}$ | Junction-to-ambient thermal resistance | 81.1 | 97.9 | 117.2 | 53.3 | 79.2 | 116.8 | | | |
| R _{0JC(top)} | Junction-to-case (top) thermal resistance | 48.9 | 59.6 | 32.7 | 40.0 | 45.7 | 58.5 | | | |
| $R_{\theta JB}$ | Junction-to-board thermal resistance | 53.8 | 53.1 | 58.7 | 34.2 | 46.8 | 78.7 | °C/W | | |
| ΨЈТ | Junction-to-top characterization parameter | 19.5 | 21.3 | 1.15 | 26.4 | 19.3 | 12.6 | C/VV | | |
| ΨЈВ | Junction-to-board characterization parameter | 53.1 | 52.7 | 58.0 | 34.1 | 46.4 | 77.9 | | | |
| R _{0JC(bot)} | Junction-to-case (bottom) thermal resistance | N/A | N/A | N/A | N/A | N/A | N/A | | | |

⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report (SPRA953).

5.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | V _{cc} | T _A = 25°C | | | SN54AHCT574 | | -40°C to 85°C SN74AHCT574 | | -40°C to 125°C SN74AHCT574 | | UNIT |
|---------------------------------|---|-----------------|-----------------------|-----|-------|-------------|-------------------|------------------------------|------|-------------------------------|------|------|
| | | | MIN | TYP | MAX | MIN | MAX | MIN | MAX | MIN | MAX | |
| V | I _{OH} = -50 μA | 4.5 V | 4.4 | 4.5 | | 4.4 | | 4.4 | | 4.4 | | V |
| V _{OH} | I _{OH} = -8 mA | | 3.94 | | | 3.8 | | 3.8 | | 3.8 | | V |
| I _{OL} = 50 μA | I _{OL} = 50 μA | 4.5 V | | | 0.1 | | 0.1 | | 0.1 | | 0.1 | V |
| V _{OL} | I _{OL} = 8 mA | 4.5 V | | | 0.36 | | 0.44 | | 0.44 | | 0.44 | V |
| I _I | V _I = 5.5 V or GND | 0 V to 5.5 V | | | ±0.1 | | ±1 ⁽¹⁾ | | ±1 | | ±1 | μА |
| I _{OZ} | V _O = V _{CC} or GND | 5.5 V | | | ±0.25 | | ±2.5 | | ±2.5 | | ±2.5 | μA |
| Icc | $V_I = V_{CC}$ or GND, $I_O = 0$ | 5.5 V | | | 4 | | 40 | | 40 | | 40 | μA |
| ΔI _{CC} ⁽²⁾ | One input at 3.4 V, Other inputs at V _{CC} or GND | 5.5 V | | | 1.35 | | 1.5 | | 1.5 | | 1.5 | mA |
| C _i | V _I = V _{CC} or GND | 5 V | | 3 | 10 | | | | 10 | | | pF |
| Co | V _O = V _{CC} or GND | 5 V | | 3 | | | | | | | | pF |

⁽¹⁾ On products compliant to MIL-PRF-38535, this parameter is not production tested at $V_{CC} = 0 \text{ V}$.

5.6 Timing Requirements

over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

| | | | T _A = 25°C | | SN54AHCT574 | | CT574 | T _A = -40°C to 125°C SN74AHCT574 | | UNIT |
|-----------------|-----------------------------|-----|-----------------------|-----|-------------|-----|-------|--|-----|------|
| | | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | |
| t _w | Pulse duration, LE high | 5.5 | | 5.5 | | 5.5 | | 5.5 | | ns |
| t _{su} | Setup time, data before LE↓ | 3.5 | | 3.5 | | 3.5 | | 3.5 | | ns |
| t _h | Hold time, data after LE↓ | 1.5 | | 1.5 | | 1.5 | | 1.5 | | ns |

⁽²⁾ This is the increase in supply current for each input at one of the specified TTL voltage levels, rather than 0 V or V_{CC}.



5.7 Switching Characteristics

over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

| PARAMETER | FROM (OUTPUT) | TO (INPUT) | LOAD CAPACITANCE | T _A = 25°C | | SN54AHCT574 | | SN74AHCT574 | | T _A = -40°C to 125°C SN74AHCT574 | | UNIT | | | | | | | | | | | | | | | |
|--------------------|------------------|---------------|------------------------|------------------------|------------------------|--------------------|--------------------|---------------------|------------------|--|-------|------|-----|------|-----|---|------------|--|------------------|------|------------------|---------------------|---|------|---|------|-----|
| | (OUTPUT) | (INPUT) | CAPACITANCE | MIN | TYP | MAX | MIN | MAX | MIN | MAX | MIN | MAX | | | | | | | | | | | | | | | |
| f | | | C _L = 15 pF | 130 ⁽¹⁾ | 180 ⁽¹⁾ | | 110 ⁽¹⁾ | | 110 | | 110 | | ns | | | | | | | | | | | | | | |
| f _{max} | | | C _L = 50 pF | 85 | 115 | | 75 | | 75 | | 75 | | 115 | | | | | | | | | | | | | | |
| t _{PLH} | CLK | Q | C ₁ = 15 pF | | 5.5 ⁽¹⁾ | 8.6 ⁽¹⁾ | 1 ⁽¹⁾ | 10 ⁽¹⁾ | 1 | 10 | 1 | 11 | ns | | | | | | | | | | | | | | |
| t _{PHL} | CLK Q | CLK Q | CL = 15 pr | | 5.5 ⁽¹⁾ | 8.6 ⁽¹⁾ | 1 ⁽¹⁾ | 10 ⁽¹⁾ | 1 | 10 | 1 | 11 | 115 | | | | | | | | | | | | | | |
| t _{PZH} | ŌĒ | Q | C _I = 15 pF | | 5 ⁽¹⁾ | 9(1) | 1 ⁽¹⁾ | 10.5 ⁽¹⁾ | 1 | 10.5 | 1 | 11.5 | ns | | | | | | | | | | | | | | |
| t _{PZL} | | OE Q | Q | Q | Q | Q | Q | Q | Q | Q | Q | Q | Q | σ | ų , | Q | OL = 15 pr | | 5 ⁽¹⁾ | 9(1) | 1 ⁽¹⁾ | 10.5 ⁽¹⁾ | 1 | 10.5 | 1 | 11.5 | 115 |
| t _{PHZ} | ŌĒ | Q | C _I = 15 pF | | 5.5 ⁽¹⁾ | 9(1) | 1 ⁽¹⁾ | 10.5 ⁽¹⁾ | 1 | 10.5 | 1 | 11.5 | ns | | | | | | | | | | | | | | |
| t _{PLZ} | | Q | Q | Q | C _L = 15 pr | | 5.5 ⁽¹⁾ | 9 ⁽¹⁾ | 1 ⁽¹⁾ | 10.5 ⁽¹⁾ | 1 | 10.5 | 1 | 11.5 | 115 | | | | | | | | | | | | |
| t _{PLH} | CLK | CIK | 0 | Q | C _I = 50 pF | | 7 | 10.6 | 1 | 12 | 1 | 12 | 1 | 13 | ns | | | | | | | | | | | | |
| t _{PHL} | CLK | Q | CL = 50 pr | | 7 | 10.6 | 1 | 12 | 1 | 12 | 1 | 13 | 115 | | | | | | | | | | | | | | |
| t _{PZH} | OE | Q | C ₁ = 50 pF | | 6 | 11 | 1 | 12.5 | 1 | 12.5 | 1 | 13.5 | ns | | | | | | | | | | | | | | |
| t _{PZL} | | Q | OL = 50 PF | | 6 | 11 | 1 | 12.5 | 1 | 12.5 | 1 | 13.5 | 115 | | | | | | | | | | | | | | |
| t _{PHZ} | OF 0 | ŌE Q | OF 0 0 = 50 pl | C _I = 50 pF | | 7 | 10.1 | 1 | 11.5 | 1 | 11.5 | 1 | 13 | ns | | | | | | | | | | | | | |
| t _{PLZ} | J | | C _L = 50 pF | | 7 | 10.1 | 1 | 11.5 | 1 | 11.5 | 1 | 13 | 115 | | | | | | | | | | | | | | |
| t _{sk(o)} | | | C _L = 50 pF | | | 1 ⁽²⁾ | | | | 1 | | | ns | | | | | | | | | | | | | | |


- (1) On products compliant to MIL-PRF-38535, this parameter is not production tested.
- (2) On products compliant to MIL-PRF-38535, this parameter does not apply.

5.8 Operating Characteristics

 $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$


| | PARAMETER | TEST CO | TYP | UNIT | |
|-----------------|-------------------------------|----------|-----------|------|----|
| C _{pd} | Power dissipation capacitance | No load, | f = 1 MHz | 28 | pF |

5.9 Typical Characteristics





6 Parameter Measurement Information



NOTES: A. C_I includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \Omega$, $t_f \leq$ 3 ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

Figure 6-1. Load Circuit and Voltage Waveforms


7 Detailed Description

7.1 Overview

The SNx4AHCT574 devices are octal edge-triggered D-type flip-flops that feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. These devices are particularly suitable for implementing buffer registers, IO ports, bidirectional bus drivers, and working registers.

Regarding the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels of the data (D) inputs. A buffered output-enable (\overline{OE}) input places the eight outputs in either a normal logic state (high or low) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without interface or pull-up components.

7.2 Functional Block Diagram



To Seven Other Channels

7.3 Feature Description

- TTL inputs
 - Lowered switching threshold allows up translation 3.3 V to 5 V
- · Slow edges reduce output ringing

7.4 Device Functional Modes

Table 7-1. Function Table (Each Flip-Flop)

| | INPUTS | OUTPUT | |
|----|-----------|--------|-------|
| ŌĒ | CLK | D | Q |
| L | 1 | Н | Н |
| L | ↑ | L | L |
| L | H or L | Х | Q_0 |
| Н | Χ | Χ | Z |



8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

The SN74AHCT574 is a low-drive CMOS device that can be used for a multitude of bus interface type applications where output ringing is a concern. The low drive and slow edge rates will minimize overshoot and undershoot on the outputs. The input switching levels have been lowered to accommodate TTL inputs of $0.8\text{-V}\ \text{V}_{\text{IL}}$ and $2\text{-V}\ \text{V}_{\text{IH}}$. This feature makes the device ideal for translating up from $3.3\ \text{V}$ to $5\ \text{V}$. Figure 8-2 shows this type of translation.

8.2 Typical Application




Figure 8-1. Typical Application Schematic


8.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads; therefore, routing and load conditions should be considered to prevent ringing.

8.2.2 Detailed Design Procedure

- 1. Recommended input conditions
 - Rise time and fall time specs: See (Δt/ΔV) in the Section 5.3 table.
 - Specified High and low levels: See (V_{IH} and V_{IL}) in the Section 5.3 table.
 - Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid V_{CC}.
- 2. Recommend output conditions
 - Load currents should not exceed 25 mA per output and 75 mA total for the part.
 - Outputs should not be pulled above V_{CC}.

8.2.3 Application Curves



8.3 Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the Section 5.3 table.

Each V_{CC} pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1 μ F bypass capacitor is recommended. If there are multiple V_{CC} pins, 0.01 μ F or 0.022 μ F is recommended for each power pin. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. A 0.1 μ F and 1 μ F are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

8.4 Layout

8.4.1 Layout Guidelines

When using multiple bit logic devices inputs should not ever float.

In many cases, functions or parts of functions of digital logic devices are unused, for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Specified in Figure 8-3 are the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or V_{CC} ; whichever makes more sense or is more convenient. It is generally acceptable to float outputs unless the part is a transceiver. If the transceiver has an output enable pin, it will disable the outputs section of the part when asserted. This will not disable the input section of the IO's so they cannot float when disabled.

8.4.2 Layout Example




Figure 8-3. Layout Diagram



9 Device and Documentation Support

9.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.2 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

9.3 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 9-1. Related Links

| PARTS | PRODUCT FOLDER | SAMPLE & BUY | TECHNICAL DOCUMENTS | TOOLS & SOFTWARE | SUPPORT & COMMUNITY | |
|-------------|----------------|--------------|---------------------|---------------------|---------------------|--|
| SN54AHCT574 | Click here | Click here | Click here | Click here | Click here | |
| SN74AHCT574 | Click here | Click here | Click here | Click here | Click here | |

9.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision M (September 2014) to Revision N (July 2024)Page• Updated the numbering format for tables, figures, and cross-references throughout the document1• Deleted machine model from Features section1• Updated RθJA values: PW = 103.3 to 116.8, DW = 79.4 to 81.1; Updated PW and DW packages for RθJC(top), RθJB, ΨJT, ΨJB, and RθJC(bot), all values in °C/W5

Changes from Revision L (July 2003) to Revision M (September 2014)Page• Updated document to new TI data sheet format.1• Deleted Ordering Information table.1• Added Military Disclaimer to Features list.1• Added Pin Functions table.3

SN54AHCT574, SN74AHCT574

SCLS245N - OCTOBER 1995 - REVISED JULY 2024



| • | Added Handling Ratings table | 4 |
|---|---|---|
| | Changed MAX operating temperature to 125°C in Recommended Operating Conditions table | |
| | Added Thermal Information table | |
| | Added –40°C to 125°C for SN74AHCT574 in the Electrical Characteristics table | |
| | Added $T_A = -40$ °C to 125°C for SN74AHCT574 in the Timing Requirements table | |
| | Added $T_A = -40^{\circ}$ C to 125°C for SN74AHCT574 in the Switching Characteristics table | |
| | Added Typical Characteristics | |
| | Added Application and Implementation section | |
| | Added Power Supply Recommendations and Layout sections | |
| | , | |

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated

www.ti.com

31-Oct-2025

PACKAGING INFORMATION

| Orderable part number | Status (1) | Material type (2) | Package Pins | Package qty Carrier | RoHS (3) | Lead finish/ Ball material | MSL rating/ Peak reflow | Op temp (°C) | Part marking (6) |
|-----------------------|---------------|-------------------|------------------|-----------------------|-----------------|-------------------------------|----------------------------|--------------|---|
| 5962-9685301Q2A | Active | Production | LCCC (FK) 20 | 55 TUBE | No | SNPB | N/A for Pkg Type | -55 to 125 | 5962- 9685301Q2A SNJ54AHCT 574FK |
| 5962-9685301QRA | Active | Production | CDIP (J) 20 | 20 TUBE | No | SNPB | N/A for Pkg Type | -55 to 125 | 5962-9685301QR A SNJ54AHCT574J |
| 5962-9685301QSA | Active | Production | CFP (W) 20 | 25 TUBE | No | SNPB | N/A for Pkg Type | -55 to 125 | 5962-9685301QS A SNJ54AHCT574W |
| SN74AHCT574DBR | Active | Production | SSOP (DB) 20 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | HB574 |
| SN74AHCT574DBR.A | Active | Production | SSOP (DB) 20 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | HB574 |
| SN74AHCT574DBRE4 | Active | Production | SSOP (DB) 20 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | HB574 |
| SN74AHCT574DGSR | Active | Production | VSSOP (DGS) 20 | 5000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | HB574 |
| SN74AHCT574DGVR | Active | Production | TVSOP (DGV) 20 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | HB574 |
| SN74AHCT574DGVR.A | Active | Production | TVSOP (DGV) 20 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | HB574 |
| SN74AHCT574DW | Obsolete | Production | SOIC (DW) 20 | - | = | Call TI | Call TI | -40 to 125 | AHCT574 |
| SN74AHCT574DWR | Active | Production | SOIC (DW) 20 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | AHCT574 |
| SN74AHCT574DWR.A | Active | Production | SOIC (DW) 20 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | AHCT574 |
| SN74AHCT574N | Active | Production | PDIP (N) 20 | 20 TUBE | Yes | NIPDAU | N/A for Pkg Type | -40 to 125 | SN74AHCT574N |
| SN74AHCT574N.A | Active | Production | PDIP (N) 20 | 20 TUBE | Yes | NIPDAU | N/A for Pkg Type | -40 to 125 | SN74AHCT574N |
| SN74AHCT574NSR | Active | Production | SOP (NS) 20 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | AHCT574 |
| SN74AHCT574NSR.A | Active | Production | SOP (NS) 20 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | AHCT574 |
| SN74AHCT574PW | Obsolete | Production | TSSOP (PW) 20 | - | - | Call TI | Call TI | -40 to 125 | HB574 |
| SN74AHCT574PWR | Active | Production | TSSOP (PW) 20 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | HB574 |
| SN74AHCT574PWR.A | Active | Production | TSSOP (PW) 20 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | HB574 |
| SN74AHCT574PWRG4 | Active | Production | TSSOP (PW) 20 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | HB574 |
| SN74AHCT574PWRG4.A | Active | Production | TSSOP (PW) 20 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | HB574 |
| SN74AHCT574RKSR | Active | Production | VQFN (RKS) 20 | 3000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | AHCT574 |





www.ti.com

31-Oct-2025

| Orderable part number | Status (1) | Material type | Package Pins | Package qty Carrier | RoHS (3) | Lead finish/ Ball material | MSL rating/ Peak reflow | Op temp (°C) | Part marking (6) |
|-----------------------|------------|---------------|----------------|-----------------------|-----------------|-------------------------------|----------------------------|--------------|---|
| SNJ54AHCT574FK | Active | Production | LCCC (FK) 20 | 55 TUBE | No | SNPB | N/A for Pkg Type | -55 to 125 | 5962- 9685301Q2A SNJ54AHCT 574FK |
| SNJ54AHCT574FK.A | Active | Production | LCCC (FK) 20 | 55 TUBE | No | SNPB | N/A for Pkg Type | -55 to 125 | 5962- 9685301Q2A SNJ54AHCT 574FK |
| SNJ54AHCT574J | Active | Production | CDIP (J) 20 | 20 TUBE | No | SNPB | N/A for Pkg Type | -55 to 125 | 5962-9685301QR A SNJ54AHCT574J |
| SNJ54AHCT574J.A | Active | Production | CDIP (J) 20 | 20 TUBE | No | SNPB | N/A for Pkg Type | -55 to 125 | 5962-9685301QR A SNJ54AHCT574J |
| SNJ54AHCT574W | Active | Production | CFP (W) 20 | 25 TUBE | No | SNPB | N/A for Pkg Type | -55 to 125 | 5962-9685301QS A SNJ54AHCT574W |
| SNJ54AHCT574W.A | Active | Production | CFP (W) 20 | 25 TUBE | No | SNPB | N/A for Pkg Type | -55 to 125 | 5962-9685301QS A SNJ54AHCT574W |

⁽¹⁾ Status: For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE OPTION ADDENDUM

www.ti.com 31-Oct-2025

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54AHCT574, SN74AHCT574:

Catalog: SN74AHCT574

Military: SN54AHCT574

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications



www.ti.com 1-Nov-2025

TAPE AND REEL INFORMATION



TAPE DIMENSIONS + K0 - P1 - B0 W Cavity - A0 -

| A0 | Dimension designed to accommodate the component width |
|----|---|
| В0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|------------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| SN74AHCT574DBR | SSOP | DB | 20 | 2000 | 330.0 | 16.4 | 8.2 | 7.5 | 2.5 | 12.0 | 16.0 | Q1 |
| SN74AHCT574DGSR | VSSOP | DGS | 20 | 5000 | 330.0 | 16.4 | 5.4 | 5.4 | 1.45 | 8.0 | 16.0 | Q1 |
| SN74AHCT574DGVR | TVSOP | DGV | 20 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |
| SN74AHCT574DWR | SOIC | DW | 20 | 2000 | 330.0 | 24.4 | 10.8 | 13.3 | 2.7 | 12.0 | 24.0 | Q1 |
| SN74AHCT574DWR | SOIC | DW | 20 | 2000 | 330.0 | 24.4 | 10.9 | 13.3 | 2.7 | 12.0 | 24.0 | Q1 |
| SN74AHCT574NSR | SOP | NS | 20 | 2000 | 330.0 | 24.4 | 8.4 | 13.0 | 2.5 | 12.0 | 24.0 | Q1 |
| SN74AHCT574PWR | TSSOP | PW | 20 | 2000 | 330.0 | 16.4 | 6.95 | 7.0 | 1.4 | 8.0 | 16.0 | Q1 |
| SN74AHCT574PWRG4 | TSSOP | PW | 20 | 2000 | 330.0 | 16.4 | 6.95 | 7.0 | 1.4 | 8.0 | 16.0 | Q1 |
| SN74AHCT574RKSR | VQFN | RKS | 20 | 3000 | 180.0 | 12.4 | 2.8 | 4.8 | 1.2 | 4.0 | 12.0 | Q1 |



www.ti.com 1-Nov-2025



*All dimensions are nominal

| All differsions are norminal | | | | | | | | | | | |
|------------------------------|--------------|-----------------|------|------|-------------|------------|-------------|--|--|--|--|
| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) | | | | |
| SN74AHCT574DBR | SSOP | DB | 20 | 2000 | 353.0 | 353.0 | 32.0 | | | | |
| SN74AHCT574DGSR | VSSOP | DGS | 20 | 5000 | 353.0 | 353.0 | 32.0 | | | | |
| SN74AHCT574DGVR | TVSOP | DGV | 20 | 2000 | 353.0 | 353.0 | 32.0 | | | | |
| SN74AHCT574DWR | SOIC | DW | 20 | 2000 | 356.0 | 356.0 | 45.0 | | | | |
| SN74AHCT574DWR | SOIC | DW | 20 | 2000 | 356.0 | 356.0 | 45.0 | | | | |
| SN74AHCT574NSR | SOP | NS | 20 | 2000 | 356.0 | 356.0 | 45.0 | | | | |
| SN74AHCT574PWR | TSSOP | PW | 20 | 2000 | 353.0 | 353.0 | 32.0 | | | | |
| SN74AHCT574PWRG4 | TSSOP | PW | 20 | 2000 | 353.0 | 353.0 | 32.0 | | | | |
| SN74AHCT574RKSR | VQFN | RKS | 20 | 3000 | 210.0 | 185.0 | 35.0 | | | | |

PACKAGE MATERIALS INFORMATION

www.ti.com 1-Nov-2025

TUBE



*All dimensions are nominal

| Device | Package Name | Package Type | Pins | SPQ | L (mm) | W (mm) | T (µm) | B (mm) |
|------------------|--------------|--------------|------|-----|--------|--------|--------|--------|
| 5962-9685301Q2A | FK | LCCC | 20 | 55 | 506.98 | 12.06 | 2030 | NA |
| 5962-9685301QSA | W | CFP | 20 | 25 | 506.98 | 26.16 | 6220 | NA |
| SN74AHCT574N | N | PDIP | 20 | 20 | 506 | 13.97 | 11230 | 4.32 |
| SN74AHCT574N.A | N | PDIP | 20 | 20 | 506 | 13.97 | 11230 | 4.32 |
| SNJ54AHCT574FK | FK | LCCC | 20 | 55 | 506.98 | 12.06 | 2030 | NA |
| SNJ54AHCT574FK.A | FK | LCCC | 20 | 55 | 506.98 | 12.06 | 2030 | NA |
| SNJ54AHCT574W | W | CFP | 20 | 25 | 506.98 | 26.16 | 6220 | NA |
| SNJ54AHCT574W.A | W | CFP | 20 | 25 | 506.98 | 26.16 | 6220 | NA |

W (R-GDFP-F20)

CERAMIC DUAL FLATPACK



NOTES:

- A. All linear dimensions are in inches (millimeters).
- This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.

 D. Index point is provided on cap for terminal identification only.

 E. Falls within Mil—Std 1835 GDFP2—F20







NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.







NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. No JEDEC registration as of September 2020.
- 5. Features may differ or may not be present.





NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.
- 10. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.





NOTES: (continued)

- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.







NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



2.5 x 4.5, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



INSTRUMENTS www.ti.com



PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



14 LEADS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194 8.89 x 8.89, 1.27 mm pitch

LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



INSTRUMENTS www.ti.com

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025