

### **SNx4AHCT540 Octal Buffers/Drivers With 3-State Outputs**

### 1 Features

- Inputs are TTL-voltage compatible
- Latch-up performance exceeds 250mA per JESD
- ESD protection exceeds JESD 22
  - 2000V human-body model (A114-A)
  - 200V machine model (A115-A)
  - 1000V charged-device model (C101)


### 2 Description

The 'AHCT540 octal buffers/drivers are ideal for driving bus lines or buffer memory address registers. These devices feature inputs and outputs on opposite sides of the package to facilitate printed circuit board layout.

### **Device Information**

PART NUMBER	PACKAGE <sup>(1)</sup>	PACKAGE SIZE(2)	BODY SIZE(3)	
	N (PDIP, 20)	24.33mm × 9.4mm	24.33mm × 6.35mm	
	DB (SSOP, 20)	7.2mm × 7.8mm	7.2mm × 5.3mm	
SNx4AHCT540	PW (TSSOP, 20)	6.50mm × 6.4mm	6.50mm × 4.40mm	
SINX4AFIC 1540	DGV (TVSOP, 20)	5.00mm × 6.4mm	5.00mm × 4.40mm	
	DW (SOIC, 20)	12.80mm × 10.3mm	12.80mm × 7.50mm	
	J (CDIP, 20)	24.2mm x 7.62mm	24.2 mm x 6.92mm	

- For more information, see Mechanical, Packaging, and Orderable Information.
- The package size (length × width) is a nominal value and includes pins, where applicable.
- The body size (length × width) is a nominal value and does not include pins.



To Seven Other Channels Logic Diagram (Positive Logic)



### **Table of Contents**

1 Features	1	6.3 Device Functional Modes	7
2 Description	1	7 Application and Implementation	8
3 Pin Configuration and Functions	3	7.1 Power Supply Recommendations	8
4 Specifications	4	7.2 Layout	8
4.1 Absolute Maximum Ratings		8 Device and Documentation Support	
4.2 ESD Ratings	4	8.1 Documentation Support (Analog)	9
4.3 Recommended Operating Conditions		8.2 Receiving Notification of Documentation Updates	9
4.4 Thermal Information		8.3 Support Resources	9
4.5 Electrical Characteristics	<mark>5</mark>	8.4 Trademarks	
4.6 Switching Characteristics	5	8.5 Electrostatic Discharge Caution	9
4.7 Operating Characteristics	<u>5</u>	8.6 Glossary	9
5 Parameter Measurement Information		9 Revision History	9
6 Detailed Description	7	10 Mechanical, Packaging, and Orderable	
6.1 Overview		Information	9
6.2 Functional Block Diagram	<mark>7</mark>		



### 3 Pin Configuration and Functions




Figure 3-1. SN54AHCT540: J Package, 20-Pin CDIP; SN74AHCT540: DB, DGV, DW, N, NS, or PW Package; 20-Pin SSOP, TVSOP, SOIC, PDIP, PDIP, or TSSOP(Top View)

**Table 3-1. Pin Functions** 

	PIN	1/0	DECODIDATION
NO.	NAME	I/O	DESCRIPTION
1	ŌE1	ı	Output Enable 1
2	A1	ı	A1 Input
3	A2	ı	A2 Input
4	A3	I	A3 Input
5	A4	ı	A4 Input
6	A5	ı	A5 Input
7	A6	I	A6 Input
8	A7	ı	A7 Input
9	A8	I	A8 Input
10	GND	_	Ground
11	Y8	0	Y8 Output
12	Y7	0	Y7 Output
13	Y6	0	Y6 Output
14	Y5	0	Y5 Output
15	Y4	0	Y4 Output
16	Y3	0	Y3 Output
17	Y2	0	Y2 Output
18	Y1	0	Y1 Output
19	ŌE2	ı	Output Enable 2
20	V <sub>CC</sub>	<del></del>	Power Pin



### 4 Specifications

### 4.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		-0.5	7	V
V <sub>I</sub> <sup>(2)</sup>	Input voltage	Input voltage			
V <sub>O</sub> <sup>(2)</sup>	Output voltage	Output voltage			
I <sub>IK</sub>	Input clamp current	(V <sub>I</sub> < 0)		-20	mA
I <sub>OK</sub>	Output clamp current	$(V_O < 0 \text{ or } V_O > V_{CC})$		±20	mA
Io	Continuous output current	(V <sub>O</sub> = 0 to V <sub>CC</sub> )		±25	mA
	Continuous current through V <sub>CC</sub> or G		±75	mA	
T <sub>stg</sub>	Storage temperature range		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 4.2 ESD Ratings

			VALUE	UNIT
\/	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±2000	\ <u>\</u>
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	±1000	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

### 4.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

		SN54AHCT540		SN74AHC	T540	UNIT
		MIN	MAX	MIN	MIN MAX	
V <sub>CC</sub>	Supply voltage	4.5	5.5	4.5	5.5	V
V <sub>IH</sub>	High-level input voltage	2		2		V
V <sub>IL</sub>	Low-level Input voltage		0.8		0.8	V
VI	Input voltage	0	5.5	0	5.5	V
Vo	Output voltage	0	V <sub>CC</sub>	0	V <sub>CC</sub>	V
I <sub>OH</sub>	High-level output current		-8		-8	mA
I <sub>OL</sub>	Low-level output current		8		8	mA
Δt/Δν	Input Transition rise or fall rate		20		20	ns/V
T <sub>A</sub>	Operating free-air temperature	-55	125	-40	125	°C

<sup>(1)</sup> All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

### 4.4 Thermal Information

			SN74AHCT540						
THERMAL METRIC(1)		DB (SSOP)	DGV (TVSOP)	DW (SOIC)	N (PDIP)	NS (PDIP)	PW (TSSOP)	UNIT	
			20 PINS	20 PINS	20 PINS	20 PINS	20 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	70	92	58	69	60	116.8	°C/W	

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report (SPRA953).

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated

<sup>(2)</sup> The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



### 4.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

					,	T <sub>A</sub> = -55°		T <sub>A</sub> = -40° 85°C		T <sub>A</sub> = -40° 125°		
PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	1	T <sub>A</sub> = 25°C	;	125°C		65 C		Recommended		UNIT
					SN54AHCT540		SN74AHCT540		SN74AHCT540			
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
V	I <sub>OH</sub> = -50 μA	4.5 V	4.4	4.5		4.4		4.4		4.4		V
V <sub>OH</sub>	I <sub>OH</sub> = -8 mA	4.5 V	3.94			3.8		3.8		3.8		ľ
V	I <sub>OL</sub> = 50 μA	4.5 V			0.1		0.1		0.1		0.1	V
V <sub>OL</sub>	I <sub>OH</sub> = 8 mA	4.5 V			0.36		0.44		0.44		0.44	ľ
II	V <sub>I</sub> = 5.5 V or GND	0 V to 5.5 V			±0.1		±1 <sup>(1)</sup>		±1		±1	μA
loz	V <sub>O</sub> = V <sub>CC</sub> or GND	5.5 V			±0.25		±2.5		±2.5		±2.5	μA
I <sub>CC</sub>	$V_I = V_{CC}$ or $I_O = 0$	5.5 V			4		40		20		40	μA
ΔI <sub>CC</sub> (2)	One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND	5.5 V			1.35		1.5		1.5		1.5	mA
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		2	10				10			pF
Co	V <sub>O</sub> = V <sub>CC</sub> or GND	5V		4								pF

<sup>(1)</sup> On products compliant to MIL-PRF-38535, this parameter is not production tested at VCC = 0 V.

### 4.6 Switching Characteristics

over recommended operating free-air temperature range,  $V_{CC}$  = 5 V ± 0.5 V (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

	FROM	TO LOAD		T <sub>A</sub> = 25°C		T <sub>A</sub> = -55°C TO 125°C		T <sub>A</sub> = -40°C TO 85°C		T <sub>A</sub> = -40°C TO 125°C			
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE			SN54AH	ICT540	SN54AHCT540		Recommended SN54AHCT540		UNIT	
				TYP	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
t <sub>PLH</sub>		.,		4.0 <sup>(1)</sup>	6.0 <sup>(1)</sup>	1 <sup>(1)</sup>	7.5 <sup>(1)</sup>	1	7.5	1	7.5		
t <sub>PHL</sub>	Α	Y	C <sub>L</sub> = 15 pF	4.0(1)	6.0 <sup>(1)</sup>	1 <sup>(1)</sup>	7.5 <sup>(1)</sup>	1	7.5	1	7.5	ns	
t <sub>PZH</sub>	ŌĒ		C <sub>L</sub> = 15 pF	5.5 <sup>(1)</sup>	8.0 <sup>(1)</sup>	1 <sup>(1)</sup>	9 <sup>(1)</sup>	1	9.0	1	9.0		
t <sub>PZL</sub>	OE .	Y		5.5 <sup>(1)</sup>	8.0 <sup>(1)</sup>	1 <sup>(1)</sup>	9(1)	1	9.0	1	9.0	ns	
t <sub>PHZ</sub>	ŌĒ	Y	C = 15 pF	5.0 <sup>(1)</sup>	8.0 <sup>(1)</sup>	1 <sup>(1)</sup>	9 <sup>(1)</sup>	1	9	1	9	ns	
t <sub>PLZ</sub>	OE .		Y $C_L = 15 pF$	5.0 <sup>(1)</sup>	8.0 <sup>(1)</sup>	1 <sup>(1)</sup>	9 <sup>(1)</sup>	1	9	1	9	115	
t <sub>PLH</sub>	Α	Y	C <sub>L</sub> = 50 pF	6.0	8.5	1	10	1	10	1	10	ns	
t <sub>PHL</sub>	^	'	CL = 30 pi	6.0	8.5	1	10	1	10	1	10	115	
t <sub>PZH</sub>	ŌĒ	Υ	C <sub>L</sub> = 50 pF	7.5	11.0	1	12	1	12	1	12	ns	
t <sub>PZL</sub>	OL .	'	OL - 30 bi	7.5	11.0	1	12	1	12	1	12	110	
t <sub>PHZ</sub>	ŌĒ	Υ	C <sub>L</sub> = 50 pF	8.0	11.0	1	12	1	12	1	12	ns	
t <sub>PLZ</sub>	<u> </u>	, OL - 30 P	CL = 50 pF	OL – 30 PF	8.0	11.0	1	12	1	12	1	12	113
t <sub>sk(o)</sub>			C <sub>L</sub> = 50 pF		1 <sup>(2)</sup>				1				

<sup>(1)</sup> On products compliant to MIL-PRF-38535, this parameter is not production tested.

### 4.7 Operating Characteristics

 $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$ 


	PARAMETER	TEST CONDITIONS	TYP	UNIT
(	C <sub>pd</sub> Power dissipation capacitance	No load, f = 1 MHz	12	pF

<sup>(2)</sup> This is the increase in supply current for each input at one of the specified TTL voltage levels, rather than 0 V or VCC.

<sup>(2)</sup> On products compliant to MIL-PRF-38535, this parameter does not apply



### **5 Parameter Measurement Information**



- A. C<sub>L</sub> includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O$  = 50  $\Omega$ ,  $t_f \leq$  3 ns,  $t_f \leq$  3 ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

Figure 5-1. Load Circuit and Voltage Waveforms


### **6 Detailed Description**

### 6.1 Overview

The 3-state control gate is a two-input AND gate with active-low inputs so that if either output-enable ( $\overline{OE1}$  or  $\overline{OE2}$ ) input is high, all corresponding outputs are in the high-impedance state. The outputs provide inverted data when they are not in the high-impedance state.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

### 6.2 Functional Block Diagram



To Seven Other Channels
Figure 6-1. Logic Diagram (Positive Logic)

### 6.3 Device Functional Modes

**Function Table** 

(Each Buffer/Driver) shows the device functions for each buffer and driver.

# Function Table (Each Buffer/Driver)

	OUTPUT		
OE1	OE2	A	Υ
L	L	L	Н
L	L	Н	L
Н	X	×	Z
Х	Н	×	Z

### 7 Application and Implementation

### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 7.1 Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the *Recommended Operating Conditions* table. Each  $V_{CC}$  terminal should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1  $\mu$ F is recommended. If there are multiple  $V_{CC}$  terminals then 0.01  $\mu$ F or 0.022  $\mu$ F is recommended for each power terminal. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. A 0.1  $\mu$ F and 1  $\mu$ F are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

### 7.2 Layout

### 7.2.1 Layout Guidelines

When using multiple bit logic devices, inputs should not float. In many cases, functions or parts of functions of digital logic devices are unused. Some examples are when only two inputs of a triple-input AND gate are used, or when only 3 of the 4-buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Specified in the Figure 7-1 are rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or  $V_{CC}$ , whichever makes more sense or is more convenient. It is acceptable to float outputs unless the part is a transceiver. If the transceiver has an output enable pin, it will disable the outputs section of the part when asserted. This will not disable the input section of the I/Os so they also cannot float when disabled.

### 7.2.2 Layout Example




Figure 7-1. Example Layout for the SN74AHCT540



### 8 Device and Documentation Support

### 8.1 Documentation Support (Analog)

### 8.1.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 8-1. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
SN54AHCT540	Click here	Click here	Click here	Click here	Click here
SN74AHCT540	Click here	Click here	Click here	Click here	Click here

### 8.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 8.3 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

### 8.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

### 8.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 8.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

### 9 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

# Changes from Revision M (June 2013) to Revision N (August 2024) Added J package to Device Information table, Pin Configuration and Functions section, and Thermal Information section. Deleted machine model and FK and W packages from data sheet.

Updated RθJA values: PW = 83 to 116.8, all values in °C/W ......4

### 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2025 Texas Instruments Incorporated

www.ti.com

7-Oct-2025

### **PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)	
5962-9685101QRA	Active	Production	CDIP (J)   20	20   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9685101QR A SNJ54AHCT540J	
SN74AHCT540DBR	Active	Production	SSOP (DB)   20	2000   LARGE T&R	Yes	NIPDAU	NIPDAU Level-1-260C-UNLIM		HB540	
SN74AHCT540DBR.A	Active	Production	SSOP (DB)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HB540	
SN74AHCT540DGSR	Active	Production	VSSOP (DGS)   20	5000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HB540	
SN74AHCT540DGVR	Active	Production	TVSOP (DGV)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HB540	
SN74AHCT540DGVR.A	Active	Production	TVSOP (DGV)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HB540	
SN74AHCT540DW	Obsolete	Production	SOIC (DW)   20	-	-	Call TI	Call TI	-40 to 125	AHCT540	
SN74AHCT540DWR	Active	Production	SOIC (DW)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHCT540	
SN74AHCT540DWR.A	Active	Production	SOIC (DW)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHCT540	
SN74AHCT540DWRE4	Active	Production	SOIC (DW)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHCT540	
SN74AHCT540N	Active	Production	PDIP (N)   20	20   TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 125	SN74AHCT540N	
SN74AHCT540N.A	Active	Production	PDIP (N)   20	20   TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 125	SN74AHCT540N	
SN74AHCT540NSR	Active	Production	SOP (NS)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHCT540	
SN74AHCT540NSR.A	Active	Production	SOP (NS)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHCT540	
SN74AHCT540PW	Obsolete	Production	TSSOP (PW)   20	-	-	Call TI	Call TI	-40 to 125	HB540	
SN74AHCT540PWR	Active	Production	TSSOP (PW)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HB540	
SN74AHCT540PWR.A	Active	Production	TSSOP (PW)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HB540	
SN74AHCT540RKSR	Active	Production	VQFN (RKS)   20	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHCT540	
SNJ54AHCT540J	Active	Production	CDIP (J)   20	20   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9685101QR A SNJ54AHCT540J	
SNJ54AHCT540J.A	Active	Production	CDIP (J)   20	20   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9685101QR A SNJ54AHCT540J	

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

### PACKAGE OPTION ADDENDUM

www.ti.com 7-Oct-2025

- (3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.
- (4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.
- (5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.
- (6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

### OTHER QUALIFIED VERSIONS OF SN54AHCT540, SN74AHCT540:

Catalog: SN74AHCT540

Automotive: SN74AHCT540-Q1, SN74AHCT540-Q1

Military: SN54AHCT540

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Military QML certified for Military and Defense Applications

www.ti.com 7-Sep-2025

### TAPE AND REEL INFORMATION



# TAPE DIMENSIONS + K0 - P1 - B0 W Cavity - A0 -

A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AHCT540DBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74AHCT540DGSR	VSSOP	DGS	20	5000	330.0	16.4	5.4	5.4	1.45	8.0	16.0	Q1
SN74AHCT540DGVR	TVSOP	DGV	20	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74AHCT540DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74AHCT540NSR	SOP	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1
SN74AHCT540PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
SN74AHCT540RKSR	VQFN	RKS	20	3000	180.0	12.4	2.8	4.8	1.2	4.0	12.0	Q1



www.ti.com 7-Sep-2025



### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
SN74AHCT540DBR	SSOP	DB	20	2000	353.0	353.0	32.0	
SN74AHCT540DGSR	VSSOP	DGS	20	5000	353.0	353.0	32.0	
SN74AHCT540DGVR	TVSOP	DGV	20	2000	353.0	353.0	32.0	
SN74AHCT540DWR	SOIC	DW	20	2000	356.0	356.0	45.0	
SN74AHCT540NSR	SOP	NS	20	2000	356.0	356.0	45.0	
SN74AHCT540PWR	TSSOP	PW	20	2000	353.0	353.0	32.0	
SN74AHCT540RKSR	VQFN	RKS	20	3000	210.0	185.0	35.0	

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 7-Sep-2025

### **TUBE**



### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN74AHCT540N	N	PDIP	20	20	506	13.97	11230	4.32
SN74AHCT540N.A	N	PDIP	20	20	506	13.97	11230	4.32





- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.







### NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. No JEDEC registration as of September 2020.
- 5. Features may differ or may not be present.





### NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.
- 10. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.





NOTES: (continued)

- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.







- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



2.5 x 4.5, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



INSTRUMENTS www.ti.com



PLASTIC QUAD FLATPACK - NO LEAD



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



### **MECHANICAL DATA**

### NS (R-PDSO-G\*\*)

# 14-PINS SHOWN

### PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



### 14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

### DGV (R-PDSO-G\*\*)

### 24 PINS SHOWN

### **PLASTIC SMALL-OUTLINE**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194

# N (R-PDIP-T\*\*)

### PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





SOIC



- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated