

SN74AHCT1G125-Q1 Automotive Single Bus Buffer Gate with 3-State Output

1 Features

- Qualified for automotive applications
- Operating range of 3V to 5.5V
- Max t_{pd} of 6ns at 5V
- Low power consumption, 10µA max I_{CC}
- ±8-mA output drive at 5V
- Inputs are TTL-voltage compatible

2 Applications

- Enable or disable a digital signal
- Controlling an indicator LED
- Translation between communication modules and system controllers

3 Description

The SN74AHCT1G125-Q1 is a single bus buffer gate/ line driver with 3-state output. The output is disabled when the output-enable (OE) input is high. When OE is low, true data is passed from the A input to the Y output.

Package Information

PART NUMBER PACKAGE ⁽¹⁾		PACKAGE SIZE(2)	BODY SIZE(3)
	DBV (SOT-23, 5)	2.9mm × 2.8mm	2.9mm × 1.6mm
SN74AHCT1G125- Q1	DCK (SC70, 5)	2.0mm × 2.1mm	2mm × 1.25mm
	DTX (X2SON, 5)	1.1mm x 0.85mm	1.1mm x 0.85mm

- For more information, see Mechanical, Packaging, and (1) Orderable Information.
- The package size (length × width) is a nominal value and includes pins, where applicable.
- The body size (length × width) is a nominal value and does not include pins.






Table of Contents

1 Features1	7.3 Device Functional Modes8
2 Applications1	8 Application and Implementation9
3 Description1	8.1 Application Information9
4 Pin Configuration and Functions3	8.2 Typical Application9
5 Specifications4	8.3 Power Supply Recommendations9
5.1 Absolute Maximum Ratings4	8.4 Layout9
5.2 ESD Ratings4	9 Device and Documentation Support11
5.3 Recommended Operating Conditions4	9.1 Documentation Support (Analog)11
5.4 Thermal Information5	9.2 Receiving Notification of Documentation Updates 11
5.5 Electrical Characteristics5	9.3 Support Resources11
5.6 Switching Characteristics, V _{CC} = 3 V ± 0.3 V6	9.4 Trademarks11
5.7 Switching Characteristics, V _{CC} = 5 V ± 0.5 V6	9.5 Electrostatic Discharge Caution11
5.8 Operating Characteristics6	9.6 Glossary11
6 Parameter Measurement Information7	10 Revision History11
7 Detailed Description8	11 Mechanical, Packaging, and Orderable
7.1 Overview8	Information12
7.2 Functional Block Diagram8	



4 Pin Configuration and Functions




Figure 4-1. DBV Package, 5-Pin SOT-23; DCK Package (Top View)




Figure 4-2. DTX Package, 5-Pin X2SON (Top View)

Table 4-1. Pin Functions

	PIN	TYPE ⁽¹⁾	DESCRIPTION
NO.	NAME	I TPE	DESCRIPTION
1	ŌĒ	I	Output Enable
2	Α	I	Input A
3	GND	_	Ground Pin
4	Y	0	Output Y
5	V _{CC}	_	Power Pin

(1) Signal Types: I = Input, O = Output, I/O = Input or Output

5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

			MIN	MAX	UNIT
V _{CC}	Supply voltage range		-0.5	7	V
V _I ⁽²⁾	Input voltage range		-0.5	7	V
V _O ⁽²⁾	Output voltage range		-0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current	(V ₁ < 0)		-20	mA
I _{OK}	Output clamp current	(V _O < 0 or V _O > V _{CC})		±20	mA
Io	Continuous output current	(V _O = 0 to V _{CC})		±25	mA
	Continuous current through V _{CC} or GND			±50	mA
T _{stg}	Storage temperature range		-65	150	°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

5.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human body model (HBM), per AEC Q100-002 ⁽¹⁾	±2000	V

(1) AEC Q100-002 indicates that HBM stressing must be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V _{CC}	Supply voltage		3	5.5	V
.,	High level input veltage	V _{CC} = 3.0 V	1.4		V
V _{IH} High-level input voltage	nigh-level liiput voltage	V _{CC} = 4.5 V to 5.5 V	2		V
V _{IL}	Lavelavalianutualtana	V _{CC} = 3.0 V		0.53	
	Low-level input voltage	V _{CC} = 4.5 V to 5.5 V		0.8	V
VI	Input voltage		0	5.5	V
Vo	Output voltage		0	V _{CC}	V
I _{OH}	High-level output current			-8	mA
I _{OL}	Low-level output current			8	mA
Δt/Δν	Input transition rise or fall rate			20	ns/V
T _A	Operating free-air temperature		-40	125	°C

All unused inputs of the device must be held at V_{CC} or GND for specified device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

Product Folder Links: SN74AHCT1G125-Q1

⁽²⁾ The input and output voltage ratings may be exceeded if the input and output current ratings are observed.



5.4 Thermal Information

THERMAL METRIC ⁽¹⁾		SN7	SN74AHCT1G125-Q1			
		DBV (SOT-23)	DCK (SC-70)	DTX (X2SON)	UNIT	
		5	5	5		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	278.0	293.4	184.7	°C/W	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report (SPRA953).

5.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST CONDITIONS	V	T _A = 25°C			MINI	MAY	UNIT
PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	MIN	MAX	UNII
	I - 50 uA	3 V	2.9	3		2.9		
.	$I_{OH} = -50 \mu A$	4.5 V	4.4	4.5		4.4		V
V _{OH}	I _{OH} = -4 mA	3 V	2.58			2.34		V
	I _{OH} = -8 mA	4.5 V	3.94			3.66		
	Ι _{ΟL} = 50 μΑ	3 V and 4.5 V			0.1		0.1	
V_{OL}	I _{OL} = 4 mA	3 V			0.36		0.52	V
	I _{OL} = 8 mA	4.5 V			0.36		0.52	
I _I	V _I = 5.5 V or GND	0 V to 5.5 V			±0.1		±1	μΑ
l _{oz}	V _O = V _{CC} or GND	5.5 V			±0.25		±2.5	μΑ
I _{CC}	$V_1 = V_{CC}$ or GND, $I_0 = 0$, \overline{OE} high or low	3 V and 5.5 V			1		10	μΑ
ΔI _{CC} (1)	One input at 3.4 Other input at V _{CC} or V, GND	5.5 V			1.35		1.5	mA
C _i	V _I = V _{CC} or GND	5 V		4	10		10	pF
C _o	V _O = V _{CC} or GND	5 V		10				pF

⁽¹⁾ This is the increase in supply current for each input at one of the specified TTL voltage levels, rather than 0 V or V_{CC}.



5.6 Switching Characteristics, V_{CC} = 3 V ± 0.3 V

over recommended operating free-air temperature range, V_{CC} = 3 V ± 0.3 V (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

DADAMETED	EDOM (INDUIT)	TO (OUTPUT)	LOAD	T	_λ = 25°C		MINI MAY	LINUT				
PARAMETER	FROM (INPUT)	TO (OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN MAX	UNIT				
t _{PLH}	- A	Y	C _L = 15 pF		5.6	8	12	no				
t _{PHL}		ľ	CL = 15 pr		5.6	8	12	ns				
t _{PZH}	- ŌĒ	Y	C _L = 15 pF		5.4	8	11.5	ns				
t _{PZL}		ſ	'	OL - 13 βΓ		5.4	8	11.5	115			
t _{PHZ}	- ŌĒ	Y	C _L = 15 pF		6.5	9.7	14.5					
t _{PLZ}	J OE	ſ	ı			'	Ι ΟΕ 3 10 βΙ		6.5	9.7	14.5	ns
t _{PLH}	- A	Y	C = 50 pF		8.1	11.5	16	no				
t _{PHL}		Y $C_L = 50 \text{ pF}$		8.1	11.5	16	ns					
t _{PZH}	- ŌĒ	Y	C = 50 pF		7.9	11.5	15	200				
t _{PZL}	J	Y Y	C _L = 50 pF		7.9	11.5	15	ns				
t _{PHZ}	- ŌĒ	Y	C = 50 pF		8	13.2	18	200				
t _{PLZ}	J OE	Y Y	C _L = 50 pF		8	13.2	18	ns				

5.7 Switching Characteristics, V_{CC} = 5 V ± 0.5 V

over recommended operating free-air temperature range, V_{CC} = 5 V ± 0.5 V (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

DADAMETED		TO (OUTDUT)	LOAD	T,	4 = 25°C		MINI MAY	LIMIT	
PARAMETER	FROM (INPUT)	TO (OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN MAX	UNIT	
t _{PLH}	Α	Y	C _L = 15 pF		3.8	5.5	8.5	ns	
t _{PHL}		ı	С[– 13 рг		3.8	5.5	8.5	115	
t _{PZH}	ŌĒ	Y	C _L = 15 pF		3.6	5.1	7.5	ns	
t _{PZL}	OL OL	ı	С[– 13 рг		3.6	5.1	7.5	115	
t _{PHZ}	ŌĒ	Υ	C _L = 15 pF		4.8	6.8	10	ns	
t _{PLZ}) OE	1	1	CL = 15 pr		4.8	6.8	10	1115
t _{PLH}	А	Y	C _L = 50 pF		5.3	7.5	10.5	ns	
t _{PHL}		ľ	f C _L = 50 pF		5.3	7.5	10.5	115	
t _{PZH}	ŌĒ	Y	C = 50 pF		5.1	7.1	9.5		
t _{PZL}) OE	Y C _L = 50 pF		5.1	7.1	9.5	ns		
t _{PHZ}	ŌĒ	Y	C = 50 pE		7	8.8	12	no	
t _{PLZ}) OE	r	C _L = 50 pF		7	8.8	12	ns	

5.8 Operating Characteristics


 V_{CC} = 5 V, T_A = 25°C

	PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance	No load, f = 1 MHz	14	pF

Product Folder Links: SN74AHCT1G125-Q1



6 Parameter Measurement Information



- A. C_L includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \Omega$, $t_f \leq 3$ ns, $t_f \leq 3$ ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

Figure 6-1. Load Circuit and Voltage Waveforms

TEST	S1
t _{PLH} /t _{PHL}	Open
t _{PLZ} /t _{PZL}	V _{CC}
t _{PHZ} /t _{PZH}	GND
Open Drain	V _{CC}

Copyright © 2024 Texas Instruments Incorporated

Submit Document Feedback

7 Detailed Description

7.1 Overview

For specified high-impedance state during power up or power down, $\overline{\text{OE}}$ should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

7.2 Functional Block Diagram




Figure 7-1. Logic Diagram (Positive Logic)

7.3 Device Functional Modes

Table 7-1. Function Table

INPUTS	OUTPUT			
ŌĒ	Α	Y		
L	Н	Н		
L	L	L		
Н	Х	Z		

Product Folder Links: SN74AHCT1G125-Q1

8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

In this application, three 2-input AND gates are combined to produce a 4-input AND gate function as shown in Figure 8-1. The fourth gate can be used for another application in the system, or the inputs can be grounded and the channel left unused.

The SN74AHCT1G125-Q1 is used to directly control the RESET pin of a motor controller. The controller requires four input signals to all be HIGH before being enabled, and should be disabled in the event that any one signal goes LOW. The 4-input AND gate function combines the four individual reset signals into a single active-low reset signal.

8.2 Typical Application




Figure 8-1. Typical Application Block Diagram

8.3 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. A 0.1- μ F capacitor is recommended for this device. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. The 0.1- μ F and 1- μ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results, as shown in the following layout example.

8.4 Layout

8.4.1 Layout Guidelines

When using multiple-input and multiple-channel logic devices, inputs must never be left floating. In many cases, functions or parts of functions of digital logic devices are unused (for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used). Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or V_{CC} , whichever makes more sense for the logic function or is more convenient.

Copyright © 2024 Texas Instruments Incorporated

Product Folder Links: SN74AHCT1G125-Q1



8.4.2 Layout Example




Figure 8-2. Example Layout for the SN74AHCT1G125-Q1



9 Device and Documentation Support

9.1 Documentation Support (Analog)

9.1.1 Related Documentation

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 9-1. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY	
SN74AHCT1G125-Q1	Click here	Click here	Click here	Click here	Click here	

9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

9.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

10 Revision History

Copyright © 2024 Texas Instruments Incorporated

Product Folder Links: SN74AHCT1G125-Q1



11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: SN74AHCT1G125-Q1

Copyright © 2024 Texas Instruments Incorporated

www.ti.com 7-Oct-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
CAHCT1G125QDBVRQ1	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	37PH
CAHCT1G125QDBVRQ1.A	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	37PH
CAHCT1G125QDCKRG4Q	Active	Production	SC70 (DCK) 5	3000 LARGE T&R	Yes	Call TI Nipdau	Level-1-260C-UNLIM	-40 to 125	BMS
CAHCT1G125QDCKRG4Q.A	Active	Production	SC70 (DCK) 5	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	BMS
CAHCT1G125QDCKRQ1	Active	Production	SC70 (DCK) 5	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	BMS
CAHCT1G125QDCKRQ1.A	Active	Production	SC70 (DCK) 5	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	BMS
CAHCT1G125WDTXRQ1	Active	Production	X2SON (DTX) 5	3000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	7
CAHCT1G125WDTXRQ1.A	Active	Production	X2SON (DTX) 5	3000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	7
PCAHCT1G125QDTXRQ1	Active	Preproduction	X2SON (DTX) 5	3000 LARGE T&R	-	Call TI	Call TI	-40 to 125	
PCAHCT1G125QDTXRQ1.A	Active	Preproduction	X2SON (DTX) 5	3000 LARGE T&R	-	Call TI	Call TI	-40 to 125	

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE OPTION ADDENDUM

www.ti.com 7-Oct-2025

and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74AHCT1G125-Q1:

Catalog: SN74AHCT1G125

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com 16-Aug-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CAHCT1G125QDBVRQ1	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
CAHCT1G125QDCKRQ1	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
CAHCT1G125WDTXRQ1	X2SON	DTX	5	3000	180.0	8.4	1.0	1.25	0.48	2.0	8.0	Q1



www.ti.com 16-Aug-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CAHCT1G125QDBVRQ1	SOT-23	DBV	5	3000	210.0	185.0	35.0
CAHCT1G125QDCKRQ1	SC70	DCK	5	3000	190.0	190.0	30.0
CAHCT1G125WDTXRQ1	X2SON	DTX	5	3000	210.0	185.0	35.0





NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
 3. Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.






NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





PLASTIC SMALL OUTLINE - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.







NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
 3. Reference JEDEC MO-203.

- 4. Support pin may differ or may not be present.5. Lead width does not comply with JEDEC.
- 6. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25mm per side





NOTES: (continued)

7. Publication IPC-7351 may have alternate designs.8. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 9. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 10. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated