







SN74AHCT174

SCLS419H - JUNE 1998 - REVISED JULY 2024

# SN74AHCT174 Hex D-Type Flip-Flops with Clear

#### 1 Features

- Inputs are TTL-voltage compatible
- · Contain six flip-flops with single-rail outputs
- Latch-Up performance exceeds 250mA per JESD 17

# 2 Applications

- · Buffer/Storage Registers
- · Shift Registers
- Pattern Generators


## 3 Description

These positive-edge-triggered D-type flip-flops have a direct clear (CLR) input.

#### **Package Information**

PART NUMBER	PACKAGE <sup>(1)</sup>	PACKAGE <sup>(2)</sup>	BODY SIZE(3)
	D (SOIC, 16)	9.9mm × 6mm	9.00mm × 3.90mm
	DB (SSOP, 16)	6.2mm × 7.8mm	6.2mm × 5.3mm
SN74AHCT174	N (PDIP , 16)	19.3mm × 9.4mm	19.3mm × 6.35mm
	NS (SOP, 16)	10.2mm × 7.8mm	10.2mm × 5.3mm
	PW (TSSOP, 16)	5mm × 6.4mm	5.00mm × 4.40mm

- For more information, see Mechanical, Packaging, and Orderable Information.
- (2) The package size (length × width) is a nominal value and includes pins, where applicable.
- The body size (length × width) is a nominal value and does not include pins.



To Five Other Channels

Logic Diagram (Positive Logic)



# **Table of Contents**

1 Features1	7.1 Overview	8
2 Applications	7.2 Functional Block Diagram	8
3 Description	7.3 Device Functional Modes	8
4 Pin Configuration and Functions3	8 Application and Implementation	. 9
5 Specifications4	8.1 Power Supply Recommendations	9
5.1 Absolute Maximum Ratings4	8.2 Layout	. 9
5.2 ESD Ratings	9 Device and Documentation Support	
5.3 Recommended Operating Conditions4	9.1 Documentation Support (Analog)	10
5.4 Thermal Information4	9.2 Receiving Notification of Documentation Updates	10
5.5 Electrical Characteristics5	9.3 Support Resources	10
5.6 Timing Requirements5	9.4 Trademarks	10
5.7 Switching Characteristics5	9.5 Electrostatic Discharge Caution	10
5.8 Noise Characteristics5	9.6 Glossary	10
5.9 Operating Characteristics6	10 Revision History	10
6 Parameter Measurement Information7	11 Mechanical, Packaging, and Orderable	
7 Detailed Description8	Information	11



# **4 Pin Configuration and Functions**




Figure 4-1. Package SN74AHCT174 D, DB, DGV, N, NS, or PW Package (Top View)

**Table 4-1. Pin Functions** 

	PIN	I/O <sup>(1)</sup>	DESCRIPTION
NO.	NAME	1/0(*/	DESCRIPTION
1	CLR	I	Clear all channels, active low
2	1Q	0	Channel 1, Q output
3	1D	I	Channel 1, D input
4	2D	I	Channel 2, D input
5	2Q	0	Channel 2, Q output
6	3D	I	Channel 3, D input
7	3Q	0	Channel 3, Q output
8	GND	_	Ground
9	CLK	I	Clock all channels, rising edge triggered
10	4Q	0	Channel 4, Q output
11	4D	I	Channel 4, D input
12	5Q	0	Channel 5, Q output
13	5D	I	Channel 5, D input
14	6D	I	Channel 6, D input
15	6Q	0	Channel 6, Q output
16	V <sub>CC</sub>	_	Positive supply



# **5 Specifications**

## 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range		-0.5	7	V
V <sub>I</sub> <sup>1</sup>	Input voltage range		-0.5	7	V
V <sub>O</sub> <sup>1</sup>	Output voltage range		-0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	(V <sub>I</sub> < 0)		-20	mA
I <sub>OK</sub>	Output clamp current	(V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub> )		±20	mA
Io	Continuous output current	(V <sub>O</sub> = 0 to V <sub>CC</sub> )		±25	mA
	Continuous current through V <sub>CC</sub> or GN	D		±50	mA
T <sub>stg</sub>	Storage temperature range		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 5.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	\ \/
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 (2)	±1000	]

<sup>1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

# **5.3 Recommended Operating Conditions**

(over operating free-air temperature range (unless otherwise noted)(1)

		SN74AHC	T174	LINUT
		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage	4.5	5.5	V
V <sub>IH</sub>	High-level input voltage	2		V
V <sub>IL</sub>	Low-level input voltage		0.8	V
VI	Input voltage	0	5.5	V
Vo	Output voltage	0	V <sub>CC</sub>	V
I <sub>OH</sub>	High-level output current		-8	mA
I <sub>OL</sub>	Low-level output current		8	mA
Δt/Δν	Input transition rise or fall time		20	ns/V
T <sub>A</sub>	Operating free-air temperature	-40	85	°C

<sup>(1)</sup> All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

#### 5.4 Thermal Information

		SN74AHCT174						
	THERMAL METRIC <sup>(1)</sup>	D (SOIC)	DB (SSOP)	DGV (TVSOP)	N (PDIP)	NS (SOP)	PW (TSSOP)	UNIT
16 PINS				PINS				
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	73	82	120	67	64	135.9	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report (SPRA953).

Product Folder Links: SN74AHCT174

<sup>(2)</sup> The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



#### 5.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V	٦	Γ <sub>A</sub> = 25 °C		SN74AH0	CT174	UNIT
PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP	MAX	MIN	MAX	UNII
V	I <sub>OH</sub> = -50 μA	4.5 V	4.4	4.5		4.4		V
V <sub>OH</sub>	I <sub>OH</sub> = -8 mA	4.5 V	3.94			3.8		V
V	I <sub>OL</sub> = 50 μA	4.5 V			0.1		0.1	V
V <sub>OL</sub>	I <sub>OL</sub> = 8 mA	4.5 V			0.36		0.44	V
I <sub>I</sub>	V <sub>I</sub> = 5.5 V or GND	0 V to 5.5 V			±0.1		±1	μΑ
Icc	$V_1 = V_{CC}$ or $I_0 = 0$	5.5 V			4		40	μΑ
ΔI <sub>CC</sub> (1)	One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND	5.5 V			1.35		1.5	μΑ
Ci	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		2	10		10	pF

<sup>(1)</sup> This is the increase in supply current for each input at one of the specified TTL voltage levels rather than 0 V or V<sub>CC</sub>.

## 5.6 Timing Requirements

over recommended operating free-air temperature range, V<sub>CC</sub> = 5 V ± 0.5 V (unless otherwise noted)

			T <sub>A</sub> = 2	T <sub>A</sub> = 25°C SN74AHCT174			UNIT
			MIN	MIN MAX		MAX	UNII
t <sub>w</sub> Pulse duration	CLR low	5		5		20	
	Fuse duration	CLK high or low	5		5		ns
	Catum time before CLVA	Data	5		5		20
t <sub>su</sub> Setup time before CLK↑	CLR inactive	3.5		3.5		ns	
t <sub>h</sub>	Hold time, data after CLK↑	•	0		0		ns

## 5.7 Switching Characteristics

over recommended operating free-air temperature range, V<sub>CC</sub> = 5 V ± 0.5 V (unless otherwise noted) (see Figure 6-1)

PARAMETER	FROM	то	LOAD	1	<sub>A</sub> = 25°C		SN74AHC	CT174	UNIT	
PARAMETER	(INPUT)	(OUTPUT) CAPACITAN	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	UNII	
f			C <sub>L</sub> = 15 pF	100 <sup>(1)</sup>	135 <sup>(1)</sup>		80		MHz	
Imax			C <sub>L</sub> = 50 pF	80	115		65		IVII IZ	
t <sub>PHL</sub>	CLR	Any Q	C <sub>L</sub> = 15 pF		7.6 <sup>(1)</sup>	10.4 <sup>(1)</sup>	1	13	ns	
t <sub>PLH</sub>	CLK	Any O	C = 15 pE		5.8 <sup>(1)</sup>	7.8 <sup>(1)</sup>	1	9	no	
t <sub>PHL</sub>	CLK	Any Q	Ally Q	Any Q $C_L = 15 \text{ pF}$		5.8 <sup>(1)</sup>	7.8 <sup>(1)</sup>	1	9	ns
t <sub>PHL</sub>	CLR	Any Q	C <sub>L</sub> = 50 pF		8.1	11.4	1	13	ns	
t <sub>PLH</sub>	CLK	Any O	C = 50 pE		6.3	8.8	1	10	no	
t <sub>PHL</sub>	CLK	Any Q	C <sub>L</sub> = 50 pF		6.3	8.8	1	10	ns	
t <sub>sk(o)</sub>			C <sub>L</sub> = 50 pF			1 (2)		1	ns	

On products compliant to MIL-PRF-38535, this parameter is not production tested. On products compliant to MIL-PRF-38535, this parameter does not apply.

#### **5.8 Noise Characteristics**

 $V_{CC} = 5 \text{ V}, C_1 = 50 \text{ pF}, T_A = 25^{\circ}C^{(1)}$ 

PARAMETER		SN	UNIT		
		MIN	TYP	MAX	UNII
V <sub>OL(P)</sub>	Quiet output, maximum dynamic V <sub>OL</sub>		0.8		V
V <sub>OL(V)</sub>	Quiet output, minimum dynamic V <sub>OL</sub>		-0.8		V

Copyright © 2024 Texas Instruments Incorporated

Submit Document Feedback



 $V_{CC} = 5 \text{ V}, C_L = 50 \text{ pF}, T_A = 25^{\circ}C^{(1)}$ 

	PARAMETER		SN74AHCT174			
PARAMETER			TYP	MAX	UNIT	
V <sub>OH(V)</sub>	Quiet output, minimum dynamic V <sub>OH</sub>	4			V	
V <sub>IH(D)</sub>	High-level dynamic input voltage	2			V	
$V_{IL(D)}$	Low-level dynamic input voltage			0.8	V	

(1) Characteristics are for surface-mount packages only.

# **5.9 Operating Characteristics**


T<sub>A</sub> = 25°C

PARAMETER		TEST CONDITIONS	TYP	UNIT
$C_{pd}$	Power dissipation capacitance	No load, f = 1 MHz	28	pF

Product Folder Links: SN74AHCT174



#### **6 Parameter Measurement Information**



- A. C<sub>L</sub> includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \Omega$ ,  $t_f \leq$  3 ns.  $t_f \leq$  3 ns.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 6-1. Load Circuit and Voltage Waveforms

TEST	<b>S1</b>
t <sub>PLH</sub> /t <sub>PHL</sub>	Open
t <sub>PLZ</sub> /t <sub>PZL</sub>	V <sub>CC</sub>
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND
Open Drain	V <sub>CC</sub>

Copyright © 2024 Texas Instruments Incorporated


Submit Document Feedback

## 7 Detailed Description

#### 7.1 Overview

Information at the data (D) inputs meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock (CLK) pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going edge of CLK. When CLK is at either the high or low level, the D input has no effect at the output.

## 7.2 Functional Block Diagram



To Five Other Channels

Figure 7-1. Logic Diagram (Positive Logic)

Pin numbers shown are for the D, DB, DGV, J, N, NS, PW, and W packages.

#### 7.3 Device Functional Modes

**Table 7-1. Function Table** 

	INPUTS <sup>(1)</sup>		OUTPUT
CLR	CLK	D	Q
L	Х	Х	L
Н	1	Н	Н
Н	1	L	L
Н	L	Х	Qo

(1) H = High Voltage Level, L = Low Voltage Level, X = Do not Care, Z = High Impedance

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated



# 8 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

#### 8.1 Power Supply Recommendations

The power supply can be any voltage between the min and max supply voltage rating located in Section 5.3.

Each  $V_{CC}$  terminal should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, a 0.1  $\mu$ F capacitor is recommended. If there are multiple  $V_{CC}$  terminals then 0.01  $\mu$ F or 0.022  $\mu$ F capacitors are recommended for each power terminal. It is ok to parallel multiple bypass capacitors to reject different frequencies of noise. 0.1  $\mu$ F and 1.0  $\mu$ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for the best results.

#### 8.2 Layout

#### 8.2.1 Layout Guidelines

When using multiple bit logic devices, inputs should not float. In many cases, functions or parts of functions of digital logic devices are unused. Some examples are when only two inputs of a triple-input AND gate are used, or when only 3 of the 4-buffer gates are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or VCC, whichever makes more sense for the logic function or is more convenient.

#### 8.2.2 Layout Example




Figure 8-1. Example layout for the SN74AHCT174 in the PW package.

Copyright © 2024 Texas Instruments Incorporated

Submit Document Feedback



## 9 Device and Documentation Support

## 9.1 Documentation Support (Analog)

#### 9.1.1 Related Documentation

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

#### Table 9-1. Related Links

PARTS	PARTS PRODUCT FOLDER		TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
SN74AHCT174	Click here	Click here	Click here	Click here	Click here

#### 9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 9.3 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 9.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### 9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 9.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

## 10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	hanges from Revision G (May 2023) to Revision H (July 2024)	Page
•	Added package size to Package Information table	1
•	Deleted machine model from ESD Ratings table	
	Updated RθJA value: PW = 108 to 135.9, all values in °C/W	
•	Added Application and Implementation section	9
•	Added Device and Documentation Support section	

## Changes from Revision F (April 2002) to Revision G (May 2023)

Page

Product Folder Links: SN74AHCT174



# 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2024 Texas Instruments Incorporated

Submit Document Feedback

www.ti.com

8-Nov-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
SN74AHCT174D	Obsolete	Production	SOIC (D)   16	-	-	Call TI	Call TI	-40 to 85	AHCT174
SN74AHCT174DBR	Active	Production	SSOP (DB)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HB174
SN74AHCT174DBR.A	Active	Production	SSOP (DB)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HB174
SN74AHCT174DR	Active	Production	SOIC (D)   16	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AHCT174
SN74AHCT174DR.A	Active	Production	SOIC (D)   16	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AHCT174
SN74AHCT174N	Active	Production	PDIP (N)   16	25   TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 85	SN74AHCT174N
SN74AHCT174N.A	Active	Production	PDIP (N)   16	25   TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 85	SN74AHCT174N
SN74AHCT174NSR	Active	Production	SOP (NS)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AHCT174
SN74AHCT174NSR.A	Active	Production	SOP (NS)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AHCT174
SN74AHCT174PWR	Active	Production	TSSOP (PW)   16	2000   LARGE T&R	Yes	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 85	HB174
SN74AHCT174PWR.A	Active	Production	TSSOP (PW)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HB174

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



# **PACKAGE OPTION ADDENDUM**

www.ti.com 8-Nov-2025

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 24-Jul-2025

#### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AHCT174DBR	SSOP	DB	16	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
SN74AHCT174DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74AHCT174NSR	SOP	NS	16	2000	330.0	16.4	8.1	10.4	2.5	12.0	16.0	Q1
SN74AHCT174PWR	TSSOP	PW	16	2000	330.0	16.4	6.9	5.6	1.6	8.0	12.0	Q1

www.ti.com 24-Jul-2025



#### \*All dimensions are nominal

7 111 41111011010110 410 11011111141							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AHCT174DBR	SSOP	DB	16	2000	353.0	353.0	32.0
SN74AHCT174DR	SOIC	D	16	2500	353.0	353.0	32.0
SN74AHCT174NSR	SOP	NS	16	2000	353.0	353.0	32.0
SN74AHCT174PWR	TSSOP	PW	16	2000	353.0	353.0	32.0

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 24-Jul-2025

#### **TUBE**



\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN74AHCT174N	N	PDIP	16	25	506	13.97	11230	4.32
SN74AHCT174N	N	PDIP	16	25	506	13.97	11230	4.32
SN74AHCT174N.A	N	PDIP	16	25	506	13.97	11230	4.32
SN74AHCT174N.A	N	PDIP	16	25	506	13.97	11230	4.32



SOP



#### NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.



SOF



- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOF



- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



# D (R-PDS0-G16)

## PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.







#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
  4. Reference JEDEC registration MO-150.





- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.







#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.





- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# N (R-PDIP-T\*\*)

# PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025