









SN54AHC273, SN74AHC273

#### SCLS376J - JUNE 1997 - REVISED JULY 2024

# SNx4AHC273 Octal D-Type Flip-Flops With Clear

#### 1 Features

- Operating range 2V to 5.5V V<sub>CC</sub>
- Contain eight flip-flops with single-rail outputs
- Direct clear input
- Individual data input to each flip-flop
- Latch-up performance exceeds 250mA per JESD
- ESD protection exceeds JESD 22
  - 2000V human-body model (A114-A)
  - 1000V charged-device model (C101)
- On products compliant to MIL-PRF-38535, All parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

# 2 Applications

- **Buffers and Storage Registers**
- Shift Registers
- **Pattern Generators**
- Servers
- PCs and Notebooks
- **Network Switches**
- Memory Systems
- **Databases**

### 3 Description


These devices are positive-edge-triggered D-type flip-flops with a direct clear (  $\overline{\text{CLR}}$ ) input.

Information at the data (D) inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock (CLK) pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When CLK is at either the high or low level, the D input has no effect at the output.

### **Device Information**

PART NUMBER	PACKAGE <sup>(1)</sup>	PACKAGE SIZE(2)	BODY SIZE(3)
	N (PDIP, 20)	24.33mm x 9.4mm	25.40mm x 6.35mm
	DB (SSOP, 20)	7.2mm × 7.8mm	7.50mm x 5.30mm
SNx4AHC273	NS (SOP, 20)	12.60mm x 7.8mm	12.6mm x 5.30mm
SINAAN IOZI S	PW (TSSOP, 20)	6.50mm × 6.4mm	6.50mm x 4.40mm
	DGV (TVSOP, 20)	5.00mm x 6.4mm	5.00mm x 4.40mm
	DW (SOIC, 20)	12.80mm × 10.3mm	12.8mm x 7.5mm

- For more information, see Section 11. (1)
- (2) The package size (length × width) is a nominal value and includes pins, where applicable.
- The body size (length × width) is a nominal value and does not include pins.






# **Table of Contents**

1 Features1	7.1 Overview	9
2 Applications 1	7.2 Functional Block Diagrams	9
3 Description1	7.3 Feature Description	9
4 Pin Configuration and Functions3	7.4 Device Functional Modes	9
5 Specifications4	8 Application and Implementation	10
5.1 Absolute Maximum Ratings4	8.1 Application Information	10
5.2 ESD Ratings4	8.2 Typical Application	
5.3 Recommended Operating Conditions4	8.3 Power Supply Recommendations	11
5.4 Thermal Information5	8.4 Layout	11
5.5 Electrical Characteristics5	9 Device and Documentation Support	13
5.6 Timing Requirements, V <sub>CC</sub> = 3.3 V ± 0.3 V5	9.1 Documentation Support	13
5.7 Timing Requirements, V <sub>CC</sub> = 5 V ± 0.5 V6	9.2 Receiving Notification of Documentation Updates	13
5.8 Switching Characteristics, V <sub>CC</sub> = 3.3 V ± 0.3 V6	9.3 Support Resources	13
5.9 Switching Characteristics, V <sub>CC</sub> = 5 V ± 0.5 V6	9.4 Trademarks	
5.10 Noise Characteristics7	9.5 Electrostatic Discharge Caution	13
5.11 Operating Characteristics7	9.6 Glossary	13
5.12 Typical Characteristics7	10 Revision History	13
6 Parameter Measurement Information8	11 Mechanical, Packaging, and Orderable	
7 Detailed Description9	Information	14




# **4 Pin Configuration and Functions**

SN54AHC273 . . . J OR W PACKAGE SN74AHC273 . . . DB, DGV, DW, N, NS, OR PW PACKAGE (TOP VIEW)



# SN54AHC273 . . . FK PACKAGE (TOP VIEW)



	PIN	1/0	DECORPORA
NO.	NAME	I/O	DESCRIPTION
1	CLR	1	Clear Pin
2	1Q	0	1Q Output
3	1D	I	1D Input
4	2D	I	2D Input
5	2Q	0	2Q Output
6	3Q	0	3Q Output
7	3D	1	3D Input
8	4D	I	4D Input
9	4Q	0	4Q Output
10	GND	_	Ground Pin
11	CLK	1	Clock Pin
12	5Q	0	5Q Output
13	5D	I	5D Input
14	6D	I	6D Input
15	6Q	0	6Q Output
16	7Q	0	7Q Output
17	7D	1	7D Input
18	8D	1	8D Input
19	8Q	0	8Q Output
20	VCC	_	Power Pin



# **5 Specifications**

## 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
$V_{CC}$	Supply voltage range		-0.5	7	V
VI	Input voltage range <sup>(2)</sup>	-0.5	7	V	
Vo	Output voltage range <sup>(2)</sup>	Output voltage range <sup>(2)</sup>			
I <sub>IK</sub>	Input clamp current	nput clamp current $V_i < 0$			
I <sub>OK</sub>	Output clamp current	$V_O < 0$ or $V_O > V_{CC}$		±20	mA
Io	Continuous output current	$V_{O} = 0$ to $V_{CC}$		±25	mA
	Continuous current through V <sub>CC</sub> or GND		±75	mA	
T <sub>stg</sub>	Storage temperature range		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### 5.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	±1000	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

## **5.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)(1)

			SN54AH0	273	SN74AHC	273	
			MIN	MAX	MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		2	5.5	2	5.5	V
		V <sub>CC</sub> = 2 V	1.5		1.5		
V <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 3 V	2.1		2.1		V
		V <sub>CC</sub> = 5.5 V	3.85		3.85		
		V <sub>CC</sub> = 2 V		0.5		0.5	
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 3 V		0.9		0.9	V
		V <sub>CC</sub> = 5.5 V		1.65		1.65	
VI	Input voltage		0	5.5	0	5.5	V
Vo	Output voltage		0	V <sub>CC</sub>	0	V <sub>CC</sub>	V
		V <sub>CC</sub> = 2 V		-50		-50	μA
I <sub>OH</sub>	High-level output current	$V_{CC} = 3 V \pm 0.3 V$		-4		-4	m Λ
		V <sub>CC</sub> = 5.5 V ± 0.5 V		-8		-8	mA
		V <sub>CC</sub> = 2 V		50		50	μΑ
I <sub>OL</sub>	Low-level output current	$V_{CC} = 3 V \pm 0.3 V$		4		4	m Λ
		V <sub>CC</sub> = 5.5 V ± 0.5 V		8		8	mA
A+/A>/	Input transition rise and fell time	V <sub>CC</sub> = 3 V ± 0.3 V		100		100	no/\/
Δt/Δv	Input transition rise and fall time	V <sub>CC</sub> = 5.5 V ± 0.5 V		20		20	ns/V

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated

<sup>(2)</sup> The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

over operating free-air temperature range (unless otherwise noted)(1)

		SN54AH0	273	SN74AH	UNIT	
		MIN	MAX	MIN	MAX	UNII
T <sub>A</sub>	Operating free-air temperature	-55	125	-40	125	°C

<sup>(1)</sup> All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, (SCBA004).

### **5.4 Thermal Information**

				SN74	AHC273				
	THERMAL METRIC(1)	N	DW	NS	DB	PW	DGV	UNIT	
		20 PINS							
$R_{\theta JA}$	Junction-to-ambient thermal resistance	53.9	81.1	79.4	98.7	116.8	118.1		
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	38.8	48.9	45.9	60.4	58.5	33.4		
$R_{\theta JB}$	Junction-to-board thermal resistance	34.7	53.8	46.9	56.9	78.7	59.6		
ΨЈТ	Junction-to-top characterization parameter	26.9	19.5	19.1	21.6	12.6	1.1	°C/W	
ΨЈВ	Junction-to-board characterization parameter	34.7	53.1	46.5	53.5	77.9	58.9		
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	N/A	N/A	N/A		

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the TI application report IC Package Thermal Metrics (SPRA953).

#### 5.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V	TA	= 25°C	Í	SN54AH	C273	SN74AHC273		UNIT
PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
		2 V	1.9			1.9		1.9		
	I <sub>OH</sub> = -50 μA	3 V	2.9			2.9		2.9		
V <sub>OH</sub>		4.5 V	4.4			4.4		4.4		V
	I <sub>OH</sub> = -4 mA	3 V	2.58			2.48		2.48		
	I <sub>OH</sub> = -8 mA	4.5 V	3.94			3.8		3.8		
		2 V			0.1		0.1		0.1	
	I <sub>OL</sub> = 50 μA	3 V			0.1		0.1		0.1	
V <sub>OL</sub>		4.5 V			0.1		0.1		0.1	V
	I <sub>OL</sub> = 4 mA	3 V			0.36		0.5		0.44	
	I <sub>OL</sub> = 8 mA	4.5 V			0.36		0.5		0.44	
I <sub>1</sub>	V <sub>I</sub> = 5.5 V or GND	0 to 5.5 V			±0.1		±1 <sup>(1)</sup>		±1	μA
I <sub>CC</sub>	$V_I = V_{CC}$ or GND $I_O = 0$	5.5 V			4		40		40	μA
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		2.5	10				10	pF

<sup>(1)</sup> On products compliant to MIL-PRF-38535, this parameter is not production tested at  $V_{CC} = 0 \text{ V}$ .

# 5.6 Timing Requirements, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$

over recommended operating free-air temperature range (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

			SN54AHC273				SN74AHC273				
			T <sub>A</sub> = 25°C		MIN	N MAX	T <sub>A</sub> = 25°C		MIN	MAX	UNIT
			MIN MAX		IVIIIN		MIN	MAX		IVIAA	
	Pulse Duration	CLR low	5		6		5		6		ns
ı <sub>w</sub>	ruise Duiation	CLK high or low	5		6.5		5		6.5		115



over recommended operating free-air temperature range (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

				SN54AH	IC273		SN74AHC273				
			T <sub>A</sub> = 25°C MIN MAX		MIN	MIN MAX	T <sub>A</sub> = 25°C		MIN	MAX	UNIT
					VIIIV IVIAA	MIN	MAX	IVIIIN	IVIAA		
	Sotup time	Data before CLK↑	5.5		6.5		5.5		6.5		no
<sup>L</sup> su	t <sub>su</sub> Setup time	CLR before CLK↑	2.5		2.5		2.5		2.5		ns
t <sub>h</sub>	Hold time, data after CLK↑		1.5		2		1		1		ns

# 5.7 Timing Requirements, $V_{CC} = 5 V \pm 0.5 V$

over recommended operating free-air temperature range (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

				IC273		SN74AHC273					
			T <sub>A</sub> = 2	T <sub>A</sub> = 25°C		MIN MAX	T <sub>A</sub> = 25°C		MIN N	MAX	UNIT
			MIN	MAX		INIAA	MIN	MAX	IVIIIN	IVIAA	
t Dulas Duration	Pulse Duration	CLR low	5		5		5		5		no
t <sub>w</sub>	Pulse Duration	CLK high or low	5		5		5		5		ns
	Satura timo	Data before CLK↑	4.5		4.5		4.5		4.5		no
t <sub>su</sub>	Setup time	CLR before CLK↑	2		2		2		2		ns
t <sub>h</sub>	Hold time, data after CLK↑		1.5		2		1		1		ns

# 5.8 Switching Characteristics, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$

over recommended operating free-air temperature range (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

PARAMETER	FROM	то	LOAD	Т	<sub>A</sub> = 25°C		SN54AH	C273	SN74AH	IC273	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
f			C <sub>L</sub> = 15 pF	75 <sup>(1)</sup>	120 <sup>(1)</sup>		65 <sup>(1)</sup>		65		MHz
f <sub>max</sub>			C <sub>L</sub> = 50 pF	50	75		45		45		IVITZ
t <sub>PHL</sub>	CLR	Q	C <sub>L</sub> = 15 pF		8.9 <sup>(1)</sup>	13.6 <sup>(1)</sup>	1 <sup>(1)</sup>	16 <sup>(1)</sup>	1	16	ns
t <sub>PLH</sub>	CKL	Q	C <sub>L</sub> = 15 pF		8.7 <sup>(1)</sup>	13.6 <sup>(1)</sup>	1 <sup>(1)</sup>	16 <sup>(1)</sup>	1	16	115
t <sub>PHL</sub>	OKL	Q	OL = 13 pr		8.7 <sup>(1)</sup>	13.6 <sup>(1)</sup>	1 <sup>(1)</sup>	16 <sup>(1)</sup>	1	16	no
t <sub>PHL</sub>	CLR	Q	C <sub>L</sub> = 50 pF		11.4	17.1	1	19.5	1	19.5	ns
t <sub>PLH</sub>	CLK	Q	C <sub>L</sub> = 50 pF		11.2	17.1	1	19.5	1	19.5	ns
t <sub>PHL</sub>	OLK	Q	GL = 30 pr		11.2	17.1	1	19.5	1	19.5	ns
t <sub>sk(o)</sub>			C <sub>L</sub> = 50 pF			1.5 <sup>(2)</sup>				1.5	ns

- (1) On products compliant to MIL-PRF-38535, this parameter is not production tested.
- (2) On products compliant to MIL-PRF-38535, this parameter does not apply.

# 5.9 Switching Characteristics, $V_{CC} = 5 V \pm 0.5 V$

over recommended operating free-air temperature range (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

PARAMETER	FROM	то	LOAD	Т	A = 25°C		SN54AF	IC273	SN74AH	HC273	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	ONII
f <sub>max</sub>			C <sub>L</sub> = 15 pF	120(1)	165 <sup>(1)</sup>		100 <sup>(1)</sup>		100		MHz
¹max			$C_L = 50 pF$	80	110		70		70		IVII IZ
t <sub>PHL</sub>	CLR	Q	C <sub>L</sub> = 15 pF		5.2 <sup>(1)</sup>	8.5 <sup>(1)</sup>	1 <sup>(1)</sup>	10 <sup>(1)</sup>	1	10	ns
t <sub>PLH</sub>	CKL	Q	C <sub>1</sub> = 15 pF		5.8 <sup>(1)</sup>	9(1)	1 <sup>(1)</sup>	10.5 <sup>(1)</sup>	1	10.5	115
t <sub>PHL</sub>	ONL	Q	OL = 13 pr		5.8 <sup>(1)</sup>	9(1)	1 <sup>(1)</sup>	10.5 <sup>(1)</sup>	1	10.5	ns
t <sub>PHL</sub>	CLR	Q	C <sub>L</sub> = 50 pF		6.7	10.5	1	12	1	12	115
t <sub>PLH</sub>	CLK	Q	C <sub>L</sub> = 50 pF		7.3	11	1	12.5	1	12.5	ns
t <sub>PHL</sub>	OLK	3	OL = 30 pr		7.3	11	1	12.5	1	12.5	ns

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated

# www.ti.com

over recommended operating free-air temperature range (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

PARAMETER	FROM	то	LOAD	LOAD T <sub>A</sub> = 25°C SN54		T <sub>A</sub> = 25°C		C273	SN74Al	HC273	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	ONII
t <sub>sk(o)</sub>			C <sub>L</sub> = 50 pF			1 <sup>(2)</sup>				1	ns

- On products compliant to MIL-PRF-38535, this parameter is not production tested.
- On products compliant to MIL-PRF-38535, this parameter does not apply.

# **5.10 Noise Characteristics**

 $V_{CC} = 5 \text{ V}, C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$ 


	PARAMETER	SN7	'4AHC273		UNIT
	FARAINETER	MIN	TYP	MAX	UNII
V <sub>OL(P)</sub>	Quiet output, maximum dynamic V <sub>OL</sub>		0.7		V
V <sub>OL(V)</sub>	Quiet output, minimum dynamic V <sub>OL</sub>		-0.7		V
V <sub>OH(V)</sub>	Quiet output, minimum dynamic V <sub>OH</sub>		4.7		V
V <sub>IH(D)</sub>	High-level dynamic input voltage	3.5			V
$V_{IL(D)}$	Low-level dynamic input voltage			1.5	V

# **5.11 Operating Characteristics**

 $T_A = 25$ °C

	PARAMETER	TEST CO	NDITIONS	TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance	No load,	f = 1 MHz	31	pF

# **5.12 Typical Characteristics**







Figure 5-2. TPD vs Temperature



### **6 Parameter Measurement Information**



NOTES: A. C<sub>I</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \Omega$ ,  $t_f \leq$  3 ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

Figure 6-1. Load Circuit and Voltage Waveforms




# 7 Detailed Description


#### 7.1 Overview

These circuits are positive-edge-triggered D-type flip-flops with a direct clear ( $\overline{\text{CLR}}$ ) input. Information at the data (D) inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock (CLK) pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When CLK is at either the high or low level, the D input has no effect at the output.

The inputs are 5 V tolerant and can be driven from 5-V devices. This feature allows the use of these devices as down translators in a mixed 5-V to 3.3-V system environment.

### 7.2 Functional Block Diagrams





## 7.3 Feature Description

- Wide operating voltage range
  - Operates from 2 V to 5.5 V
- · Allows down voltage translation
  - Inputs accept voltages to 5.5 V
- Slow edge rates minimize output ringing

#### 7.4 Device Functional Modes

Table 7-1. Function Table

	INPUTS		OUTPUT
CLR	CLK	D	Y
L	Х	Х	L
Н	<b>↑</b>	Н	Н
Н	<b>↑</b>	L	L
Н	L	Х	$Q_0$



# 8 Application and Implementation

## 8.1 Application Information

The SNx4AHC273 is a low-drive CMOS device that can be used for a multitude of applications where output ringing is a concern. The low drive and slow edge rates will minimize overshoot and undershoot on the outputs. The inputs are tolerant to 5.5 V at any valid  $V_{CC}$ . This feature makes the device ideal for translating down to the  $V_{CC}$  level. Figure 8-2 shows the reduction in ringing compared to higher drive parts such as AC.

# 8.2 Typical Application




Figure 8-1. Specific Application Schematic

#### 8.2.1 Design Requirements


This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads, so routing and load conditions should be considered to prevent ringing.

#### 8.2.2 Detailed Design Procedure

- Recommended input conditions
  - Rise time and fall time specs: See ( $\Delta t/\Delta V$ ) in the Section 5.3 table.
  - Specified High and low levels: See (V<sub>IH</sub> and V<sub>II</sub>) in the Section 5.3 table.
  - Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid V<sub>CC</sub>
- 2. Recommend output conditions
  - Load currents should not exceed 25 mA per output and 75 mA total for the part
  - Outputs should not be pulled above V<sub>CC</sub>



# 8.2.3 Application Curves



## 8.3 Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the *Recommended Operating Conditions* table.

Each VCC pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1  $\mu$ f is recommended; if there are multiple VCC pins, then 0.01  $\mu$ f or 0.022  $\mu$ f is recommended for each power pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. A 0.1  $\mu$ f and a 1  $\mu$ f are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

#### 8.4 Layout

#### 8.4.1 Layout Guidelines

When using multiple bit logic devices inputs should not ever float.

In many cases, functions or parts of functions of digital logic devices are unused, for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Specified in Figure 8-3 are the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally inputs will be tied to GND or  $V_{CC}$ , whichever makes more sense or is more convenient. It is generally acceptable to float outputs unless the part is a transceiver.



### 8.4.2 Layout Example




Figure 8-3. Layout Diagram



# 9 Device and Documentation Support

#### 9.1 Documentation Support

#### 9.1.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 9-1. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
SN54AHC273	Click here	Click here	Click here	Click here	Click here
SN74AHC273	Click here	Click here	Click here	Click here	Click here

#### 9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

## 9.3 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 9.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### 9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 9.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

# 10 Revision History

# 

Copyright © 2024 Texas Instruments Incorporated



# 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com

31-Oct-2025

# **PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
5962-9853001Q2A	Active	Production	LCCC (FK)   20	55   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962- 9853001Q2A SNJ54AHC 273FK
5962-9853001QRA	Active	Production	CDIP (J)   20	20   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9853001QR A SNJ54AHC273J
5962-9853001QSA	Active	Production	CFP (W)   20	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9853001QS A SNJ54AHC273W
SN74AHC273DBR	Active	Production	SSOP (DB)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA273
SN74AHC273DBR.A	Active	Production	SSOP (DB)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA273
SN74AHC273DGSR	Active	Production	VSSOP (DGS)   20	5000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC273
SN74AHC273DGVR	Active	Production	TVSOP (DGV)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA273
SN74AHC273DGVR.A	Active	Production	TVSOP (DGV)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA273
SN74AHC273DW	Obsolete	Production	SOIC (DW)   20	-	-	Call TI	Call TI	-40 to 125	AHC273
SN74AHC273DWR	Active	Production	SOIC (DW)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC273
SN74AHC273DWR.A	Active	Production	SOIC (DW)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC273
SN74AHC273N	Active	Production	PDIP (N)   20	20   TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 125	SN74AHC273N
SN74AHC273N.A	Active	Production	PDIP (N)   20	20   TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 125	SN74AHC273N
SN74AHC273NSR	Active	Production	SOP (NS)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC273
SN74AHC273NSR.A	Active	Production	SOP (NS)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC273
SN74AHC273PW	Obsolete	Production	TSSOP (PW)   20	-	-	Call TI	Call TI	-40 to 125	HA273
SN74AHC273PWR	Active	Production	TSSOP (PW)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA273
SN74AHC273PWR.A	Active	Production	TSSOP (PW)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA273
SN74AHC273RKSR	Active	Production	VQFN (RKS)   20	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC273
SNJ54AHC273FK	Active	Production	LCCC (FK)   20	55   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962- 9853001Q2A SNJ54AHC 273FK

31-Oct-2025



www.ti.com

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
SNJ54AHC273J	Active	Production	CDIP (J)   20	20   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9853001QR A SNJ54AHC273J
SNJ54AHC273W	Active	Production	CFP (W)   20	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9853001QS A SNJ54AHC273W

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

- (3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.
- (4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.
- (5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.
- (6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN54AHC273, SN74AHC273:

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.



# PACKAGE OPTION ADDENDUM

www.ti.com 31-Oct-2025

● Catalog : SN74AHC273

• Automotive: SN74AHC273-Q1, SN74AHC273-Q1

• Military : SN54AHC273

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Military QML certified for Military and Defense Applications



www.ti.com 11-Aug-2025

### TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AHC273DBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74AHC273DGSR	VSSOP	DGS	20	5000	330.0	16.4	5.4	5.4	1.45	8.0	16.0	Q1
SN74AHC273DGVR	TVSOP	DGV	20	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74AHC273DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74AHC273DWR	SOIC	DW	20	2000	330.0	24.4	10.9	13.3	2.7	12.0	24.0	Q1
SN74AHC273NSR	SOP	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1
SN74AHC273PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
SN74AHC273RKSR	VQFN	RKS	20	3000	180.0	12.4	2.8	4.8	1.2	4.0	12.0	Q1



www.ti.com 11-Aug-2025



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AHC273DBR	SSOP	DB	20	2000	353.0	353.0	32.0
SN74AHC273DGSR	VSSOP	DGS	20	5000	353.0	353.0	32.0
SN74AHC273DGVR	TVSOP	DGV	20	2000	353.0	353.0	32.0
SN74AHC273DWR	SOIC	DW	20	2000	356.0	356.0	45.0
SN74AHC273DWR	SOIC	DW	20	2000	356.0	356.0	45.0
SN74AHC273NSR	SOP	NS	20	2000	356.0	356.0	45.0
SN74AHC273PWR	TSSOP	PW	20	2000	353.0	353.0	32.0
SN74AHC273RKSR	VQFN	RKS	20	3000	210.0	185.0	35.0

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 11-Aug-2025

### **TUBE**



\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
5962-9853001Q2A	FK	LCCC	20	55	506.98	12.06	2030	NA
5962-9853001QSA	W	CFP	20	25	506.98	26.16	6220	NA
SN74AHC273N	N	PDIP	20	20	506	13.97	11230	4.32
SN74AHC273N.A	N	PDIP	20	20	506	13.97	11230	4.32
SNJ54AHC273FK	FK	LCCC	20	55	506.98	12.06	2030	NA
SNJ54AHC273W	W	CFP	20	25	506.98	26.16	6220	NA

# W (R-GDFP-F20)

# CERAMIC DUAL FLATPACK



NOTES:

- A. All linear dimensions are in inches (millimeters).
- This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.

  D. Index point is provided on cap for terminal identification only.

  E. Falls within Mil—Std 1835 GDFP2—F20







#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.







#### NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. No JEDEC registration as of September 2020.
- 5. Features may differ or may not be present.





#### NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.
- 10. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.





NOTES: (continued)

- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.







#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



2.5 x 4.5, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



INSTRUMENTS www.ti.com



PLASTIC QUAD FLATPACK - NO LEAD



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



# **MECHANICAL DATA**

# NS (R-PDSO-G\*\*)

# 14-PINS SHOWN

### PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



#### 14 LEADS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

# DGV (R-PDSO-G\*\*)

### 24 PINS SHOWN

#### **PLASTIC SMALL-OUTLINE**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194 8.89 x 8.89, 1.27 mm pitch

LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



**INSTRUMENTS** www.ti.com

# N (R-PDIP-T\*\*)

# PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





SOIC



#### NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025