## SN74ACT16374Q-EP 16-BIT D-TYPE EDGE-TRIGGERED FLIP-FLOP WITH 3-STATE OUTPUTS

**DL PACKAGE** 

(TOP VIEW)

1<u>OE</u>

1Q1 **2** 

1Q2 3

GND ∏ 4

1Q3 **∏** 5

1Q4 🛮 6

V<sub>CC</sub> [] 7

1Q5 🛮 8

1Q6 🛮 9

GND 10

1Q8 | 12

2Q1 1 13

2Q2 **1** 14

GND | 15

2Q3 1 16

V<sub>CC</sub> 🛮 18

2Q5 **1** 19

2Q6∏ 20

GND 🛮 21

2Q7 **2**2

2Q8 [

2OE [

17

23

24

2Q4 [

1Q7 Π 11

SCAS679B - MAY 2002 - REVISED JULY 2002

48 1 1CLK

47 🛮 1D1

46**∏**1D2

45∏GND

44**∏**1D3

43**∏**1D4

42 VCC

41 1D5

40 1D6

39 GND

38**∏**1D7

37 1 1 D8

36 2D1

35 1 2D2

34 I GND

33 D3 32 2D4

31 V<sub>CC</sub>

30 **∏** 2D5

29 1 2D6

28 I GND

27 🛮 2D7

26 2D8

25 2CLK

#### **Controlled Baseline**

- One Assembly/Test Site, One Fabrication
- **Extended Temperature Performance of** -40°C to 125°C
- **Enhanced Diminishing Manufacturing** Sources (DMS) Support
- **Enhanced Product Change Notification**
- Qualification Pedigree<sup>†</sup>
- **Member of the Texas Instruments** Widebus™ Family
- Inputs Are TTL-Voltage Compatible
- 3-State Bus Driving True Outputs
- Flow-Through Architecture Optimizes **PCB Layout**
- Distributed V<sub>CC</sub> and GND Pins Minimize **High-Speed Switching Noise**

#### description

SN74ACT16374Q-EP 16-bit is а edge-triggered D-type flip-flop with 3-state outputs, designed specifically for driving highly capacitive or relatively low-impedance loads. It is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

This device can be used as two 8-bit flip-flops or one 16-bit flip-flop. On the positive transition of the clock (CLK) input, the Q outputs of the flip-flop take on the logic levels set up at the data (D) inputs.

An output-enable (OE) input can be used to place the outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state provides the capability to drive bus lines in a bus-organized system, without need for interface or pullup components. OE does not affect the internal operations of the flip-flop. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

#### ORDERING INFORMATION

TA	PACKA	\GE <sup>‡</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING
-40°C to 125°C	SSOP – DL	Tape and reel	SN74ACT16374QDLREP	ACT16374QEP

<sup>‡</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.






<sup>†</sup> Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, highly accelerated stress test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life.

SCAS679B - MAY 2002 - REVISED JULY 2002

## FUNCTION TABLE (each section)

	INPUTS	OUTPUT				
OE.	CLK	D	Q			
L	1	Н	Н			
L	$\uparrow$	L	L			
L	H or L	Χ	$Q_0$			
Н	Χ	Χ	Z			

## logic diagram (positive logic)



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	–0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)	$\dots$ -0.5 V to V <sub>CC</sub> + 0.5 V
Output voltage range, V <sub>O</sub> (see Note 1)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ )	±20 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub> )	±24 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ )	±24 mA
Continuous current through V <sub>CC</sub> or GND	±260 mA
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 2): DL package	1.2 W
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
  - 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.



## SN74ACT16374Q-EP 16-BIT D-TYPE EDGE-TRIGGERED FLIP-FLOP WITH 3-STATE OUTPUTS

SCAS679B - MAY 2002 - REVISED JULY 2002

## recommended operating conditions (see Note 3)

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage (see Note 4)	4.5	5	5.5	V
VIH	High-level input voltage	2			V
VIL	Low-level input voltage			0.8	V
٧ <sub>I</sub>	Input voltage	0		VCC	V
٧o	Output voltage	0		VCC	V
IOH	High-level output current			-16	mA
loL	Low-level output current			16	mA
Δt/Δν	Input transition rise or fall rate	0		10	ns/V
TA	Operating free-air temperature	-40		125	°C

NOTES: 3. All unused inputs of the device must be at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

4. All V<sub>CC</sub> and GND pins must be connected to the proper-voltage power supply.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	Vaa	T,	<b>Վ = 25°</b> C	;	MIN	MAX	UNIT
PARAMETER	TEST CONDITIONS	VCC	MIN	TYP	MAX	IVIIIN	IVIAA	UNIT
	I <sub>OH</sub> = -50 μA	4.5 V	4.4			4.4		
	ΙΟΗ = -30 μΑ	5.5 V	5.4			5.4		
Voн	I <sub>OH</sub> = -16 mA	4.5 V	3.94			3.7		V
	10H = -10 IIIA	5.5 V	4.94			4.7		
	$I_{OH} = -24 \text{ mA}^{\dagger}$	5.5 V				3.85		
	La 50 uA	4.5 V			0.1		0.1	V
	I <sub>OL</sub> = 50 μA	5.5 V			0.1		0.1	
V <sub>OL</sub>	I <sub>OL</sub> = 16 mA	4.5 V			0.36		0.5	
	IOL = 10 IIIA	5.5 V			0.36		0.5	
	I <sub>OL</sub> = 24 mA <sup>†</sup>	5.5 V					0.5	
lį	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V			±0.1		±1	μΑ
loz	$V_O = V_{CC}$ or GND	5.5 V			±0.5		±10	μΑ
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			8		160	μΑ
Δl <sub>CC</sub> ‡	One input at 3.4 V, Other inputs at GND or V <sub>CC</sub>	5.5 V			0.9		1	mA
Ci	$V_I = V_{CC}$ or GND	5 V		4.5				pF
Co	$V_O = V_{CC}$ or GND	5 V		12				pF

T Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.



<sup>&</sup>lt;sup>‡</sup> This is the increase in supply current for each input that is at one of the specified TTL-voltage levels rather than 0 V to V<sub>CC</sub>.

## **SN74ACT16374Q-EP** 16-BIT D-TYPE EDGE-TRIGGERED FLIP-FLOP WITH 3-STATE OUTPUTS

SCAS679B - MAY 2002 - REVISED JULY 2002

# timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

			T <sub>A</sub> = 25°C		MIN	MAX	UNIT
			MIN	MAX	IVIIN	IVIAA	ONIT
fclock	Clock frequency		0	65	0	65	MHz
	t <sub>w</sub> Pulse duration	CLK low	7.5		7.5		no
t <sub>W</sub>	ruise duration	CLK high			4.5		ns
t <sub>su</sub>	Setup time, data before CLK↑		6.5		6.5		ns
t <sub>h</sub>	Hold time, data after CLK↑		1		1		ns

## switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)


PARAMETER	FROM	то	T,	4 = 25°C	;	MIN	MAX	UNIT
PARAWIETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	IVIIIV	WIAA	ONIT
f <sub>max</sub>			65			65		MHz
<sup>t</sup> PLH	CLK	Q	5.1	8.8	10.9	5.1	13.2	20
<sup>t</sup> PHL	CLK	ά	5.3	8.8	10.9	5.3	13.1	ns
<sup>t</sup> PZH	ŌĒ	Q	3.7	8.4	10.5	3.7	12.7	ns
t <sub>PZL</sub>	OE	ά	4.4	9.7	11.9	4.4	14.3	115
<sup>t</sup> PHZ	ŌĒ	Q	5.4	7.9	9.8	5.4	10.9	ne
tPLZ	OE .	γ	4.9	7.2	9.1	4.9	10.2	ns

## operating characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$

	PARAMETER		TEST CO	TYP	UNIT	
C .	Power dissipation capacitance per flip-flop	Outputs enabled	$C_1 = 50 pF$	f = 1 MHz	52	nE.
Cpd	Power dissipation capacitance per hip-hop	Outputs disabled	CL = 50 pr,	1 = 1 101112	38	pF



#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \ \Omega$ ,  $t_f = 3 \ ns$ ,  $t_f = 3 \ ns$ .
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

www.ti.com 11-Nov-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
SN74ACT16374QDLREP	Active	Production	SSOP (DL)   48	1000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	ACT16374QEP
SN74ACT16374QDLREP.A	Active	Production	SSOP (DL)   48	1000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	ACT16374QEP
V62/03603-01XE	Active	Production	SSOP (DL)   48	1000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	ACT16374QEP

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 23-Jul-2025

### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	U	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	` '	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ACT16374QDLREP	SSOP	DL	48	1000	330.0	32.4	11.35	16.2	3.1	16.0	32.0	Q1

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 23-Jul-2025



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ACT16374QDLREP	SSOP	DL	48	1000	356.0	356.0	53.0

## DL (R-PDSO-G48)

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025