

SN74ACT00-Q1 Quadruple 2-Input Positive-NAND Gate

1 Features

- Qualified for automotive applications
- ESD protection exceeds 2000V per MIL-STD-883, Method 3015; exceeds 200V using machine model (C = 20 pF, R = 0)
- 4.5V to 5.5V V_{CC} operation
- Inputs accept voltages to 5.5V
- Maximum t_{pd} of 8ns at 5V
- Inputs are TTL-voltage compatible

□ 4A 2Y 🖂 GND□

D or PW Package (Top View)

2 Description

The SN74ACT00 contains four independent 2-input NAND gates. Each gate performs the Boolean function of $Y = \overline{A} \overline{B}$ or $Y = \overline{A} + \overline{B}$ in positive logic.


Package Information

PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE(2)	BODY SIZE(3)		
	D (SOIC, 14)	8.65mm × 6mm	8.65mm × 3.9mm		
SN74ACT00-Q1	PW (TSSOP, 14)	5mm × 6.4mm	5mm × 4.4mm		
	BQA (WQFN, 14)	3mm × 2.5mm	3mm × 2.5mm		

- For more information, see Section 8. (1)
- The package size (length × width) is a nominal value and includes pins, where applicable.
- The body size (length × width) is a nominal value and does not include pins.

Function Table (Each Gate)

INP	OUTPUT Y			
Α	В	OUTFULL		
Н	Н	L		
L	X	Н		
X	L	Н		



BQA Package (Top View)



Table of Contents

1 Features	1	5.1 Functional Block Diagram	5
2 Description	1	6 Device and Documentation Support	
3 Specifications	3	6.1 Receiving Notification of Documentation Updates	6
3.1 Absolute Maximum Ratings	3	6.2 Support Resources	. 6
3.2 Recommended Operating Conditions	3	6.3 Electrostatic Discharge Caution	6
3.3 Thermal Information	3	6.4 Glossary	6
3.4 Electrical Characteristics	4	7 Revision History	. 6
3.5 Switching Characteristics	4	8 Mechanical, Packaging, and Orderable Information	
3.6 Operating Characteristics	4	8.1 Tape and Reel Information	7
4 Parameter Measurement Information			. 8
5 Detailed Description	5		



3 Specifications

3.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
V _{CC}	Supply voltage	-0.5	7	V
VI	Input voltage ⁽²⁾	-0.5	V _{CC} + 0.5	V
Vo	Output voltage ⁽²⁾	-0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current (V _I < 0 or V _I > V _{CC})		±20	mA
I _{OK}	Output clamp current (V _O < 0 or V _O > V _{CC})		±20	mA
Io	Continuous output current (V _O = 0 to V _{CC})		±50	mA
	Continuous current through V _{CC} or GND		±200	mA
T _{stg}	Storage temperature	-65	150	°C

⁽¹⁾ Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under *Recommended Operating Conditions*. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

3.2 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
V _{CC}	Supply voltage	4.5	5.5	V
V _{IH}	High-level input voltage	2		V
V _{IL}	Low-level input voltage		0.8	V
VI	Input voltage	0	V _{CC}	V
Vo	Output voltage	0	V _{CC}	V
I _{OH}	High-level output current		-24	mA
I _{OL}	Low-level output current		24	mA
Δt/Δν	Input transition rise or fall rate		8	ns/V
T _A	Operating free-air temperature	-40	105	°C

⁽¹⁾ All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI Implications of Slow or Floating CMOS Inputs application note.

3.3 Thermal Information

	THERMAL METRIC(1)	D (SOIC)	PW (TSSOP)	BQA (WQFN)	LIMIT
	THERMAL METRIC	14 PINS	14 PINS	14 PINS	UNIT
R _{θJA}	Junction-to-ambient thermal resistance	86 ⁽²⁾	145.7	91.3	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	_	76.5	99.4	°C/W
R _{θJB}	Junction-to-board thermal resistance	_	102.0	61.0	°C/W
Ψ ЈТ	Junction-to-top characterization parameter	_	18.8	14.5	°C/W
Ψ ЈВ	Junction-to-board characterization parameter	_	100.7	60.8	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	_	_	37.0	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC package thermal metrics application note.

⁽²⁾ The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

(2) The package thermal impedance is calculated in accordance with JESD 51-7.

3.4 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

-			<u> </u>					
PARAMETER	TEST	V _{cc}	Т,	_Δ = 25°C		MIN	MAX	UNIT
PARAMETER	CONDITIONS	•66	MIN	TYP	MAX		W.A.A.	O.U.
	I _{OH} = –50 μA	4.5 V	4.4	4.49		4.4		
V	I _{OH} = -30 μA	5.5 V	5.4	5.49		5.4		V
V _{OH}	I = 04 m A	4.5 V	3.86			3.7		V
	I _{OH} = –24 mA	5.5 V	4.86			4.7		
	I - 50 ··· A	4.5 V		0.001	0.1		0.1	
.	$I_{OL} = 50 \mu A$	5.5 V		0.001	0.1		0.1	V
V _{OL}		4.5 V			0.36		0.5	V
	I _{OL} = 24 mA	5.5 V			0.36		0.5	
l _l	V _I = V _{CC} or GND	5.5 V			±0.1		±1	μA
I _{CC}	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			2		40	μΑ
Δl _{CC} ⁽¹⁾	One input at 3.4 V, Other inputs at GND or V _{CC}	5.5 V		0.6			1.6	mA
C _i	V _I = V _{CC} or GND	5 V		2.6				pF

⁽¹⁾ This is the increase in supply current for each input that is at one of the specified TTL voltage levels, rather than 0 V or V_{CC}.

3.5 Switching Characteristics

over operating free-air temperature range, V_{CC} = 5 V ± 0.5 V (unless otherwise noted) (see Figure 4-1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	T,	T _A = 25°C		MIN	MAX	UNIT
FARAMETER	PROW (INPUT)	10 (001701)	MIN	TYP	MAX		IVIAA	UNII
t _{PLH}	A or B	Y	1.5	5.5	9	1	9.5	ns
t _{PHL}	A or B	Y	1.5	4	7	1	8	ns

3.6 Operating Characteristics

 V_{CC} = 5 V, T_A = 25°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Cpd	Power dissipation capacitance	CL = 50 pF, f = 1 MHz		40		pF

Product Folder Links: SN74ACT00-Q1



4 Parameter Measurement Information




Figure 4-1. Load Circuit and Voltage Waveforms

5 Detailed Description

5.1 Functional Block Diagram



Logic Diagram, Each Gate (Positive Logic)

6 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

6.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

6.2 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

6.3 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

6.4 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

7 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CI	hanges from Revision A (April 2008) to Revision B (April 2025)	Page
•	Updated the numbering format for tables, figures, and cross-references throughout the document	1
•	Changed Package Information table	1
•	Added PW and BQA packages to the data sheet	1
•	Added Thermal Information table	3


8 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: SN74ACT00-Q1




8.1 Tape and Reel Information




TAPE DIMENSIONS KO P1 BO W Cavity A0

A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



	Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant	
--	--------	-----------------	--------------------	------	-----	--------------------------	--------------------------	------------	------------	------------	------------	-----------	------------------	--





Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)

8.2 Mechanical Data

Product Folder Links: SN74ACT00-Q1

www.ti.com 23-May-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
SN74ACT00PWRQ1	Active	Production	TSSOP (PW) 14	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	ACT00Q
SN74ACT00PWRQ1.A	Active	Production	TSSOP (PW) 14	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	ACT00Q
SN74ACT00TDRQ1	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	ACT00TQ1
SN74ACT00TDRQ1.A	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	ACT00TQ1
SN74ACT00WBQARQ1	Active	Production	WQFN (BQA) 14	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	AD00Q
SN74ACT00WBQARQ1.A	Active	Production	WQFN (BQA) 14	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	AD00Q

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE OPTION ADDENDUM

www.ti.com 23-May-2025

OTHER QUALIFIED VERSIONS OF SN74ACT00-Q1:

■ Catalog : SN74ACT00

• Military : SN54ACT00

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product


• Military - QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 27-Apr-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ACT00PWRQ1	TSSOP	PW	14	3000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74ACT00WBQARQ1	WQFN	BQA	14	3000	180.0	12.4	2.8	3.3	1.1	4.0	12.0	Q1



www.ti.com 27-Apr-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ACT00PWRQ1	TSSOP	PW	14	3000	353.0	353.0	32.0
SN74ACT00WBQARQ1	WQFN	BQA	14	3000	210.0	185.0	35.0



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)


- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



2.5 x 3, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD


This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



www.ti.com



PLASTIC QUAD FLATPACK - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

^{6.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.





SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated