SCAS555C - NOVEMBER 1995 - REVISED OCTOBER 2003

- 2-V to 6-V V<sub>CC</sub> Operation
- Inputs Accept Voltages to 6 V
- Max t<sub>pd</sub> of 10.5 ns at 5 V
- 3-State Inverting Outputs Drive Bus Lines Directly
- Full Parallel Access for Loading


### description/ordering information

The 'AC533 devices are octal transparent D-type latches with 3-state outputs. When the latch-enable (LE) input is high, the  $\overline{\mathbb{Q}}$  outputs follow the complements of the data (D) inputs. When LE is taken low, the  $\overline{\mathbb{Q}}$  outputs are latched at the inverse logic levels set up at the D inputs.


A buffered output-enable  $(\overline{OE})$  input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

OE does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

SN54AC533 . . . J OR W PACKAGE SN74AC533 . . . DB, DW, N, NS, OR PW PACKAGE (TOP VIEW)



SN54AC533 . . . FK PACKAGE (TOP VIEW)



To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

#### **ORDERING INFORMATION**

TA	PACKAGI	Ε†	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	PDIP – N	Tube	SN74AC533N	SN74AC533N
	COIC DW	Tube	SN74AC533DW	AOF22
	SOIC - DW	Tape and reel	SN74AC533DWR	AC533
-40°C to 85°C	SOP - NS	Tape and reel SN74AC533NSR		AC533
	SSOP – DB	Tape and reel SN74AC533DBR		AC533
	TOOOD DW	Tube	SN74AC533PW	40500
	TSSOP – PW	Tape and reel	SN74AC533PWR	AC533
	CDIP – J	Tube	SNJ54AC533J	SNJ54AC533J
-55°C to 125°C	CFP – W	Tube	SNJ54AC533W	SNJ54AC533W
	LCCC - FK	Tube	SNJ54AC533FK	SNJ54AC533FK

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




SCAS555C - NOVEMBER 1995 - REVISED OCTOBER 2003

## FUNCTION TABLE (each latch)

	INPUTS		OUTPUT
OE	LE	D	Q
L	Н	Н	L
L	Н	L	Н
L	L	Χ	$\overline{Q}_0$
Н	Χ	Χ	Z

### logic diagram (positive logic)



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>		$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ )		
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CO</sub>		
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ )	- 	±50 mA
Continuous current through V <sub>CC</sub> or GND		±200 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 2):	: DB package	70°C/W
	DW package	58°C/W
	N package	69°C/W
	NS package	60°C/W
	PW package	83°C/W
Storage temperature range, T <sub>stg</sub>		–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
  - 2. The package thermal impedance is calculated in accordance with JESD 51-7.



SCAS555C - NOVEMBER 1995 - REVISED OCTOBER 2003

### recommended operating conditions (see Note 3)

			SN54A	C533	SN74A	C533	
			MIN	MAX	MIN	MAX	UNIT
Vcc	Supply voltage		2	6	2	6	V
		V <sub>CC</sub> = 3 V	2.1		2.1		
ViH	High-level input voltage	V <sub>CC</sub> = 4.5 V	3.15		3.15		V
		V <sub>CC</sub> = 5.5 V	3.85		3.85		
		V <sub>CC</sub> = 3 V		0.9		0.9	
VIL	Low-level input voltage	V <sub>CC</sub> = 4.5 V		1.35		1.35	V
		V <sub>CC</sub> = 5.5 V		1.65		1.65	
٧ı	Input voltage		0	Vcc	0	VCC	V
VO	Output voltage		0	VCC	0	VCC	V
		V <sub>CC</sub> = 3 V	200	-12		-12	
lOH	High-level output current	V <sub>CC</sub> = 4.5 V	J. J. J.	-24		-24	mA
		V <sub>CC</sub> = 5.5 V		-24		-24	
		V <sub>CC</sub> = 3 V		12		12	
lOL	Low-level output current	V <sub>CC</sub> = 4.5 V		24		24	mA
		V <sub>CC</sub> = 5.5 V		24		24	
Δt/Δν	Input transition rise or fall rate			8		8	ns/V
TA	Operating free-air temperature		-55	125	-40	85	°C

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETER	TEGT CONDITIONS	.,	T,	<b>և = 25°</b> C	;	SN54AC533		SN74AC533		
PARAMETER	TEST CONDITIONS	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
		3 V	2.9			2.9		2.9		
	I <sub>OH</sub> = -50 μA	4.5 V	4.4			4.4		4.4		
V		5.5 V	5.4			5.4		5.4		.,
Voн	$I_{OH} = -12 \text{ mA}$	3 V	2.56			2.4	12.	2.46		V
	Laura 24 mA	4.5 V	3.86			3.7	Ŋ	3.76		
	I <sub>OH</sub> = -24 mA	5.5 V	4.86			4.7	72	4.76		
		3 V			0.1	4:	0.1		0.1	
	I <sub>OL</sub> = 50 μA	4.5 V			0.1	37/	0.1		0.1	v
V		5.5 V			0.1	0	0.1		0.1	
VOL	I <sub>OL</sub> = 12 mA	3 V			0.36	d	0.5		0.44	V
		4.5 V			0.36		0.5		0.44	
	I <sub>OL</sub> = 24 mA	5.5 V			0.36		0.5		0.44	
loz	$V_O = V_{CC}$ or GND	5.5 V			±0.25		±5		±2.5	μΑ
lį	$V_I = V_{CC}$ or GND	5.5 V			±0.1		±1		±1	μΑ
ICC	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			4		80		40	μΑ
Ci	$V_I = V_{CC}$ or GND	5 V		4.5						pF

### SN54AC533, SN74AC533 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCAS555C - NOVEMBER 1995 - REVISED OCTOBER 2003

## timing requirements over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted) (see Figure 1)

		T <sub>A</sub> = 25°C		SN54AC533		SN74AC533		
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t <sub>W</sub>	Pulse duration, LE high	6		85	E.	6.5		ns
t <sub>su</sub>	Setup time, data before LE↓	5.5		7.5		6		ns
th	Hold time, data after LE↓	1.5		2.5		1		ns

## timing requirements over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

		T <sub>A</sub> = 25°C		SN54AC533	SN74AC533		
		MIN	MAX	MIN MAX	MIN	MAX	UNIT
t <sub>W</sub>	Pulse duration, LE high	4.5		6.55	5		ns
t <sub>su</sub>	Setup time, data before LE↓	4		6	4.5		ns
th	Hold time, data after LE↓	1.5		2.5	1		ns

## switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted) (see Figure 1)


DADAMETED	FROM	ТО	T <sub>A</sub> = 25°C		SN54AC533		SN74AC533		
PARAMETER	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t <sub>PLH</sub>	6	Ια	2	14	1	17.5	1.5	16	
<sup>t</sup> PHL	D	α	2	13	1	16	1.5	14.5	ns
<sup>t</sup> PLH	LE	Ια	2	14.5	1 2	18	1.5	16.5	20
<sup>t</sup> PHL	LE	α	2	13	1,0	16	1.5	14.5	ns
<sup>t</sup> PZH	<del>OE</del>	Ια	2	12.5	3)	15.5	1.5	14	
<sup>t</sup> PZL	ÜE	α	2	12.5	81	15.5	1.5	14	ns
<sup>t</sup> PHZ	ŌĒ	Ια	2	13	2 1	16	1.5	14.5	ne
t <sub>PLZ</sub>	OE .	y	2	13	1	16	1.5	14.5	ns

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

DADAMETED	FROM	ТО	T <sub>A</sub> = 25°C		SN54AC533		SN74AC533		UNIT
PARAMETER	(INPUT)	(OUTPUT)		MAX	MIN	MAX	MIN	MAX	UNII
<sup>t</sup> PLH	6	ρl	2	10	1	12.5	1.5	11	20
<sup>t</sup> PHL	D	α	2	9.5	1	12	1.5	10.5	ns
<sup>t</sup> PLH	LE	ы	2	10.5	1	13	1.5	11.5	
<sup>t</sup> PHL	LE	Q	2	10	1,0	13	1.5	11	ns
<sup>t</sup> PZH	ŌĒ	ρl	2	9.5	( <del>o</del> )	12	1.5	10.5	
<sup>t</sup> PZL	OE	α	2	9.5	70	12	1.5	10.5	ns
<sup>t</sup> PHZ	ŌĒ	Θ	2	10	2 1	12.5	1.5	11	ns
t <sub>PLZ</sub>	OE	y	2	10	1	12.5	1.5	11	115

### operating characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

	PARAMETER	TEST C	TYP	UNIT	
C <sub>pd</sub>	Power dissipation capacitance	$C_L = 50 \text{ pF},$	f = 1 MHz	40	pF






**VOLTAGE WAVEFORMS** 

SCAS555C - NOVEMBER 1995 - REVISED OCTOBER 2003

### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

**VOLTAGE WAVEFORMS** 

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50~\Omega$ ,  $t_f \leq 2.5$  ns,  $t_f \leq 2.5$  ns.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

www.ti.com 11-Nov-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
SN74AC533DW	Active	Production	SOIC (DW)   20	25   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AC533
SN74AC533DW.A	Active	Production	SOIC (DW)   20	25   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AC533

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

### **PACKAGE MATERIALS INFORMATION**

www.ti.com 23-May-2025

### **TUBE**



### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN74AC533DW	DW	SOIC	20	25	507	12.83	5080	6.6
SN74AC533DW.A	DW	SOIC	20	25	507	12.83	5080	6.6



SOIC



#### NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025