
SCBS240D - JUNE 1992 - REVISED MAY 1997

- **Members of the Texas Instruments** *Widebus*™ Family
- **B-Port Outputs Have Equivalent 25-** Ω Series Resistors, So No External Resistors Are Required
- State-of-the-Art *EPIC-IIB™* BiCMOS Design Significantly Reduces Power Dissipation
- **ESD Protection Exceeds 2000 V Per** MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per **JEDEC Standard JESD-17**
- Typical V_{OLP} (Output Ground Bounce) < 1 V at $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$
- **High-Impedance State During Power Up** and Power Down
- Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- Bus Hold on Data Inputs Eliminates the **Need for External Pullup/Pulldown**
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) Package and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center **Spacings**

SN54ABTH162260 . . . WD PACKAGE SN74ABTH162260 . . . DL PACKAGE



description

The 'ABTH162260 are 12-bit to 24-bit multiplexed D-type latches used in applications where two separate data paths must be multiplexed onto, or demultiplexed from, a single data path. Typical applications include multiplexing and/or demultiplexing of address and data information in microprocessor or bus-interface applications. These devices are also useful in memory-interleaving applications.

Three 12-bit I/O ports (A1-A12, 1B1-1B12, and 2B1-2B12) are available for address and/or data transfer. The output-enable (OE1B, OE2B, and OEA) inputs control the bus-transceiver functions. The OE1B and OE2B control signals also allow bank control in the A-to-B direction.

Address and/or data information can be stored using the internal storage latches. The latch-enable (LE1B, LE2B, LEA1B, and LEA2B) inputs are used to control data storage. When the latch-enable input is high, the latch is transparent. When the latch-enable input goes low, the data present at the inputs is latched and remains latched until the latch-enable input is returned high.

The B-port outputs, which are designed to sink up to 12 mA, include equivalent $25-\Omega$ series resistors to reduce overshoot and undershoot.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus and EPIC-IIB are trademarks of Texas Instruments Incorporated.



SCBS240D - JUNE 1992 - REVISED MAY 1997

description (continued)

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

When V_{CC} is between 0 and 2.1 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 2.1 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54ABTH162260 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74ABTH162260 is characterized for operation from –40°C to 85°C.

Function Tables

B TO A ($\overline{OEB} = H$)


	INPUTS										
1B	2B	SEL	LE1B	LE2B	Α						
Н	Χ	Н	Н	Χ	L	Н					
L	Χ	Н	Н	X	L	L					
Х	Χ	Н	L	X	L	A ₀					
Х	Н	L	X	Н	L	Н					
Х	L	L	X	Н	L	L					
Х	Χ	L	X	L	L	A ₀					
Х	Χ	Χ	Χ	Χ	Н	Z					

A TO B ($\overline{OEA} = H$)

		INPUTS			OUTI	PUTS
Α	LEA1B	LEA2B	OE1B	OE2B	1B	2B
Н	Н	Н	L	L	Н	Н
L	Н	Н	L	L	L	L
Н	Н	L	L	L	Н	2B ₀
L	Н	L	L	L	L	2B ₀
Н	L	Н	L	L	1B ₀	Н
L	L	Н	L	L	1B ₀	L
Х	L	L	L	L	1B ₀	2B ₀
Х	X	Χ	Н	Н	Z	Z
Х	Χ	X	L	Н	Active	Z
Х	Χ	X	Н	L	Z	Active
Х	X	Χ	L	L	Active	Active

SCBS240D - JUNE 1992 - REVISED MAY 1997

logic diagram (positive logic)





SCBS240D - JUNE 1992 - REVISED MAY 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	0.5 V to 7 V
Input voltage range, V _I (see Note 1)	0.5 V to 7 V
Voltage range applied to any output in the high or power-off state, V _O	–0.5 V to 5.5 V
Current into any output in the low state, I _O : SN54ABTH162260 (A port)	96 mA
SN74ABTH162260 (A port)	128 mA
B port	30 mA
Input clamp current, I _{IK} (V _I < 0)	–18 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Package thermal impedance, θ _{JA} (see Note 2): DL package	74°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions (see Note 3)

			SN54ABTI	1162260	SN74ABTH	1162260	UNIT
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage		4.5	5.5	4.5	5.5	V
VIH	High-level input voltage		2	2	2		V
V _{IL}	Low-level input voltage			8.0		8.0	V
VI	Input voltage		0	V _C C	0	VCC	V
loh	High-level output current		1	-24		-32	mA
lou	Low-level output current	A port	2	48		64	mA
IOL	Low-level output current	B port	70	12		12	IIIA
Δt/Δν	Input transition rise or fall rate	Outputs enabled	Q	10		10	ns/V
Δt/ΔV _{CC}	Power-up ramp rate		200		200	·	μs/V
T _A	Operating free-air temperature		-55	125	-40	85	°C

NOTE 3: Unused control inputs must be held high or low to prevent them from floating.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

^{2.} The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.

SCBS240D - JUNE 1992 - REVISED MAY 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DAD	AMETER	TEST C	ONDITIONS	1	Γ _A = 25°C	;	SN54ABTH	1162260	SN74ABTH	1162260	UNIT
PAR	ANIETEK	lesi co	SNOTTIONS	MIN	TYP [†]	MAX	MIN	MAX	MIN	MAX	UNII
VIK		$V_{CC} = 4.5 \text{ V},$	$I_{I} = -18 \text{ mA}$			-1.2		-1.2		-1.2	V
		$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -3 \text{ mA}$	2.5			2.5		2.5		
\/a		$V_{CC} = 5 V$,	$I_{OH} = -3 \text{ mA}$	3			3		3		V
VOH		V _{CC} = 4.5 V	I _{OH} = -24 mA	2			2				V
		VCC = 4.5 V	$I_{OH} = -32 \text{ mA}$	2*					2		
	A port		I _{OL} = 48 mA			0.55		0.55			
VOL	A port	$V_{CC} = 4.5 V$	I _{OL} = 64 mA			0.55*				0.55	V
	B port		I _{OL} = 12 mA			0.8		0.8		0.8	
V _{hys}					100						mV
	Control inputs	$V_{CC} = 0$ to 5.5 $V_I = V_{CC}$ or GN	V, ND			±1		±1		±1	
ll .	A or B ports	$V_{CC} = 2.1 \text{ V to}$ $V_I = V_{CC} \text{ or GN}$				±20		±20		±20	μΑ
	A D	V 45V	V _I = 0.8 V		-			4	100		^
l(hold)	A or B ports	$V_{CC} = 4.5 \text{ V}$ $V_{I} = 2 \text{ V}$						24	-100		μΑ
lozpu‡	-	$V_{CC} = 0 \text{ to } 2.1$ $V_{O} = 0.5 \text{ V to } 2$	V, 2.7 V, OE = X			±50	20%	±50		±50	μΑ
lozpd‡		$V_{CC} = 2.1 \text{ V to}$ $V_{O} = 0.5 \text{ V to } 2$				±50	ROD	±50		±50	μА
I _{OZH} §		V _{CC} = 2.1 V to V _O = 2.7 V, OE	5.5 V, ≥ 2 V			10		10		10	μΑ
I _{OZL} §		V _{CC} = 2.1 V to V _O = 0.5 V, OE	5.5 V, ≥ 2 V			-10		-10		-10	μА
l _{off}		$V_{CC} = 0$,	V_I or $V_O \le 4.5 \text{ V}$			±100				±100	μΑ
ICEX	Outputs high	V _{CC} = 5.5 V,	V _O = 5.5 V			50		50		50	μΑ
IOI		V _{CC} = 5.5 V,	V _O = 2.5 V	-50	-100	-225	-50	-225	-50	-225	mA
	Outputs high					1.5		1.5		1.5	
Icc	Outputs low	$V_{CC} = 5.5 \text{ V, I}_{C}$				63		63		63	mA
	Outputs disabled	$V_I = V_{CC}$ or GN	ND			1		1		1	
Δlcc#		V_{CC} = 5.5 V, One input at 3.4 V, Other inputs at V_{CC} or GND				1		1.5		1	mA
Ci		V _I = 2.5 V or 0.	5 V		3						pF
Со		$V_0 = 2.5 \text{ V or } 0$).5 V		11.5						pF

^{*} On products compliant to MIL-PRF-38535, this parameter does not apply.



[†] All typical values are at $V_{CC} = 5 \text{ V}$.

[‡] This parameter is characterized but not tested.

[§] The parameters I_{OZH} and I_{OZL} include the input leakage current.

[¶] Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

[#]This is the increase in supply current for each input that is at the specified TTL voltage level rather than VCC or GND.

SCBS240D - JUNE 1992 - REVISED MAY 1997

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)


		V _{CC} =	= 5 V, 25°C	SN54ABTH162260	SN74ABTH1	UNIT	
		MIN	MAX	MIN MAX	MIN	MAX	
t _W	Pulse duration, LE1B, LE2B, LEA1B, or LEA2B high	3.3		3.3	3.3		ns
t _{su}	Setup time, data before LE1B, LE2B, LEA1B, or LEA2B \downarrow	1.5		1.5	1.5		ns
th	Hold time, data after LE1B, LE2B, LEA1B, or LEA2B↓	1		1	1		ns

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50$ pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)		CC = 5 V 4 = 25°C		SN54ABTI	1162260	SN74ABTH	1162260	UNIT
	(INFOT)	(0011-01)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
tPLH	А	В	1.4	3.6	5.2	1.4	6.3	1.4	6.1	
tPHL	A	В	2.7	4.8	6.4	2.7	7.4	2.7	7.1	ns
^t PLH	В	А	1.6	3.6	5.2	1.6	6.4	1.6	6	ns
t _{PHL}	В	^	1.7	3.8	5.5	1.7	6.5	1.7	6.2	115
^t PLH	LE	А	1.8	3.9	5.3	1.8	6.6	1.8	6.3	ns
t _{PHL}	LE	^	2.3	4.1	5.4	2.3	6.1	2.3	5.8	115
^t PLH		В	1.6	3.7	5.4	1.6	6.4	1.6	6.1	ns
t _{PHL}	LE	В	2.8	4.9	6.4	2.8	7.5	2.8	7.1	115
t _{PLH}	CEL (4D)	А	1.5	3.6	5	1.5	5.9	1.5	5.6	
t _{PHL}	SEL (1B)	A	1.8	3.5	4.8	1.8	5.2	1.8	5	ns
^t PLH	SEL (2B)	А	1.2	3.6	5.1	1,2	6.5	1.2	6.3	ns
t _{PHL}	3EL (2B)	A	1.7	4	5.5	2-1.7	6.5	1.7	6.2	115
^t PZH	ŌĒ	А	1.1	3.5	5.2	1.1	6.5	1.1	6.3	
tPZL	OE	A	2.1	4.2	5.7	2.1	6.6	2.1	6.5	ns
^t PZH	ŌĒ	В	1	3.4	4.9	1	6.4	1	6.3	ns
tPZL	OE	В	2.9	5.5	6.8	2.9	8.3	2.9	8.2	ns
t _{PHZ}		А	2.5	4.5	5.9	2.5	6.9	2.5	6.7	no
tPLZ	ŌĒ	^	1.8	3.4	4.8	1.8	5.6	1.8	5.2	ns
t _{PHZ}	ŌĒ	В	2.1	4.4	5.7	2.1	7.7	2.1	7.5	no
tPLZ	UE .	Б	1.7	3.9	5.4	1.7	6.3	1.7	6.2	ns

SCBS240D – JUNE 1992 – REVISED MAY 1997

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

www.ti.com 11-Nov-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
74ABTH162260DLRG4	Active	Production	SSOP (DL) 56	1000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABTH162260
74ABTH162260DLRG4.B	Active	Production	SSOP (DL) 56	1000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABTH162260
SN74ABTH162260DL	Active	Production	SSOP (DL) 56	20 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABTH162260
SN74ABTH162260DL.B	Active	Production	SSOP (DL) 56	20 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABTH162260
SN74ABTH162260DLR	Active	Production	SSOP (DL) 56	1000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABTH162260
SN74ABTH162260DLR.B	Active	Production	SSOP (DL) 56	1000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABTH162260

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



PACKAGE OPTION ADDENDUM

www.ti.com 11-Nov-2025

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
74ABTH162260DLRG4	SSOP	DL	56	1000	330.0	32.4	11.35	18.67	3.1	16.0	32.0	Q1
SN74ABTH162260DLR	SSOP	DL	56	1000	330.0	32.4	11.35	18.67	3.1	16.0	32.0	Q1

www.ti.com 24-Jul-2025




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
74ABTH162260DLRG4	SSOP	DL	56	1000	356.0	356.0	53.0
SN74ABTH162260DLR	SSOP	DL	56	1000	356.0	356.0	53.0

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN74ABTH162260DL	DL	SSOP	56	20	473.7	14.24	5110	7.87
SN74ABTH162260DL.B	DL	SSOP	56	20	473.7	14.24	5110	7.87

DL (R-PDSO-G56)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025