
- State-of-the-Art EPIC-IIB™ BiCMOS Design Significantly Reduces Power Dissipation
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical V<sub>OLP</sub> (Output Ground Bounce)
   1 V at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C
- High-Drive Outputs (-32-mA I<sub>OH</sub>, 64-mA I<sub>OL</sub>)
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), and Plastic (NT) and Ceramic (JT) DIPs

### description


These devices consist of bus transceiver circuits, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers. Data on the A or B bus is clocked into the registers on the low-to-high transition of the appropriate clock (CLKAB or CLKBA) input. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the 'ABT646.

Output-enable ( $\overline{\text{OE}}$ ) and direction-control (DIR) inputs are provided to control the transceiver functions. In the transceiver mode, data present at the high-impedance port may be stored in either register or in both.

SN54ABT646 . . . JT PACKAGE SN74ABT646 . . . DB, DW, NT, OR PW PACKAGE (TOP VIEW)



SN54ABT646 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

The select-control (SAB and SBA) inputs can multiplex stored and real-time (transparent mode) data. The direction control (DIR) determines which bus will receive data when  $\overline{OE}$  is low. In the isolation mode ( $\overline{OE}$  high), A data may be stored in one register and/or B data may be stored in the other register.

When an output function is disabled, the input function is still enabled and may be used to store and transmit data. Only one of the two buses, A or B, may be driven at a time.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74ABT646 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54ABT646 is characterized for operation over the full military temperature range of  $-55^{\circ}$ C to  $125^{\circ}$ C. The SN74ABT646 is characterized for operation from  $-40^{\circ}$ C to  $85^{\circ}$ C.

EPIC-IIB is a trademark of Texas Instruments Incorporated




Figure 1. Bus-Management Functions

Pin numbers shown are for DB, DW, JT, NT, and PW packages.




#### **FUNCTION TABLE**

		INP	UTS			DATA	A I/Os	OPERATION OR FUNCTION
OE	DIR	CLKAB	CLKBA	SAB	SBA	A1 THRU A8	B1 THRU B8	OPERATION OR FUNCTION
Х	Х	1	Х	Χ	Χ	Input	Unspecified <sup>†</sup>	Store A, B unspecified <sup>†</sup>
Х	Χ	Χ	$\uparrow$	Χ	Χ	Unspecified <sup>†</sup>	Input	Store B, A unspecified <sup>†</sup>
Н	Х	1	<b>↑</b>	Х	Χ	Input	Input	Store A and B data
Н	Χ	H or L	H or L	Χ	Χ	Input disabled	Input disabled	Isolation, hold storage
L	L	Х	Х	Х	L	Output	Input	Real-time B data to A bus
L	L	Χ	H or L	Χ	Н	Output	Input	Stored B data to A bus
L	Н	Х	Х	L	Х	Input	Output	Real-time A data to B bus
L	Н	H or L	Χ	Н	X	Input	Output	Stored A data to B bus


<sup>†</sup> The data output functions may be enabled or disabled by various signals at the  $\overline{\text{OE}}$  and DIR inputs. Data input functions are always enabled; i.e., data at the bus pins will be stored on every low-to-high transition of the clock inputs.

# logic symbol‡



<sup>&</sup>lt;sup>‡</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DB, DW, JT, NT, and PW packages.

# logic diagram (positive logic)



Pin numbers shown are for the DB, DW, JT, NT, and PW packages.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, V <sub>CC</sub>		0.5 V to 7 V
Input voltage range, V <sub>I</sub> (except I/O ports) (see Note 1)		0.5 V to 7 V
Voltage range applied to any output in the high state or power-off	state, V <sub>O</sub>	. −0.5 V to 5.5 V
Current into any output in the low state, IO: SN54ABT646		96 mA
SN74ABT646		128 mA
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)		–18 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)		–50 mA
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 2)	): DB package	0.65 W
	DW package	1.7 W
	NT package	1.3 W
	PW package	0.7 W
Storage temperature range		-65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

 The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the NT package, which has a trace length of zero. For more information, refer to the *Package Thermal Considerations* application note in the 1994 ABT Advanced BiCMOS Technology Data Book, literature number SCBD002B.

## recommended operating conditions (see Note 3)

		SN54A	BT646	SN74A	BT646	UNIT
		MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage	4.5	5.5	4.5	5.5	V
VIH	High-level input voltage	2	EN	2		V
$V_{IL}$	Low-level input voltage		0.8		0.8	V
VI	Input voltage	0 <	Vcc	0	VCC	V
loh	High-level output current	()	-24		-32	mA
IOL	Low-level output current	200	48		64	mA
Δt/Δν	Input transition rise or fall rate	A.	5		5	ns/V
TA	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: Unused or floating pins (input or I/O) must be held high or low.

# SN54ABT646, SN74ABT646 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCBS068E - JULY 1991 - REVISED JULY 1994

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETER	_	FOT COMPLETION	16	Т	A = 25°C	;	SN54A	BT646	SN74A	BT646	UNIT
PARAMETER	'	EST CONDITION	15	MIN	TYP†	MAX	MIN	MAX	MIN	MAX	UNII
VIK	V <sub>CC</sub> = 4.5 V,	I <sub>I</sub> = -18 mA				-1.2		-1.2		-1.2	V
	$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -3 \text{ mA}$		2.5			2.5		2.5		
\/	$V_{CC} = 5 V$ ,			3			3		3		V
VOH	V00 - 45 V			2			2				V
	VCC = 4.5 V			2*					2		
Voi	V00 - 45 V	I <sub>OL</sub> = 48 mA				0.55		0.55			V
VOL	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 64 mA				0.55*		4		0.55	V
1.	$V_{CC} = 5.5 \text{ V},$ $V_{I} = V_{CC} \text{ or GND}$		Control inputs			±1		±1		±1	μΑ
''			A or B ports			±100		±100		±100	μΑ
lozh <sup>‡</sup>	$V_{CC} = 5.5 V$ ,	V <sub>O</sub> = 2.7 V				10§	1	50		10§	μΑ
I <sub>OZL</sub> ‡	$V_{CC} = 5.5 \text{ V},$	V <sub>O</sub> = 0.5 V				-10§	2	-50		-10§	μΑ
l <sub>off</sub>	$V_{CC} = 0$ ,	$V_I$ or $V_O \le 4.5$	/			±100	20			±100	μΑ
ICEX	$V_{CC} = 5.5 \text{ V},$	V <sub>O</sub> = 5.5 V	Outputs high			50	Q	50		50	μΑ
ΙΟ¶	$V_{CC} = 5.5 \text{ V},$	$V_0 = 2.5 \text{ V}$		-50	-100	-180	-50	-180	-50	-180	mA
			Outputs high			250		250		250	μΑ
ICC	$V_{CC} = 5.5 \text{ V},$ $V_{I} = V_{CC} \text{ or GND}$	$I_{O} = 0,$	Outputs low			30		30		30	mA
	A = AGG OLGIAD		Outputs disabled			250		250		250	μΑ
∆l <sub>CC</sub> #	_ ~ ~	$C_{CC} = 5.5 \text{ V}$ , One input at 3.4 V, other inputs at $V_{CC}$ or GND				1.5		1.5		1.5	mA
C <sub>i</sub>	V <sub>I</sub> = 2.5 V or 0.5 \	/	Control inputs		7						pF
C <sub>io</sub>	$V_0 = 2.5 \text{ V or } 0.5$	V	A or B ports		12						pF

<sup>\*</sup> On products compliant to MIL-STD-883, Class B, this parameter does not apply.

# timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 2)

						BT646	SN74ABT646		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
fclock	Clock frequency		0	125	0	125	0	125	MHz
t <sub>W</sub>	Pulse duration, CLK high or low		4		4	10,71	4		ns
		High	3.5		3.5	IIE.	3.5		20
t <sub>su</sub>	Setup time, A or B before CLKAB↑ or CLKBA↑	Low	3		3	,	3		ns
t <sub>h</sub>	Hold time, A or B after CLKAB↑ or CLKBA↑		0		0		0		ns



<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ .

<sup>&</sup>lt;sup>‡</sup>The parameters I<sub>OZH</sub> and I<sub>OZI</sub> include the input leakage current.

<sup>§</sup> This data sheet limit may vary among suppliers.

Not more than one output should be tested at a time, and the duration of the test should not exceed one second.


<sup>#</sup>This is the increase in supply current for each input that is at the specified TTL voltage level rather than VCC or GND.

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L$ = 50 pF (unless otherwise noted) (see Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)		CC = 5 \ 4 = 25°C		SN54A	BT646	SN74ABT646		UNIT
	(INPOT)	(001F01)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>			125					125		MHz
<sup>t</sup> PLH	CLKBA or CLKAB	A or B	2.2	4	6.8			2.2	7.8	ns
<sup>t</sup> PHL	CERBA OF CERAB	AUID	1.7	4	7.4			1.7	8.4	ns
<sup>t</sup> PLH	A or B	B or A	1.5	3	5.9		4	1.5	6.9	ns
<sup>t</sup> PHL	AOIB	BOIA	1.5	3.3	5.9		W	1.5	6.9	113
<sup>t</sup> PLH	SAB or SBA†	B or A	1.5	4	6.1		24	1.5	7.1	ns
<sup>t</sup> PHL	SAB OF SBAT	BOIA	1.5	3.6	6.9	1	Q '	1.5	7.9	110
<sup>t</sup> PZH	ŌĒ	A or B	1	4.3	5.3	5		1	6.3	ns
<sup>t</sup> PZL	OE	AOIB	2.1	5.8	7.4	30		2.1	8.8	1115
<sup>t</sup> PHZ	ŌĒ	A or B	1.5	3.5	7.3	0		1.5	8.3	ns
<sup>t</sup> PLZ	OL	AOIB	1.5	3	7			1.5	7.5	1115
<sup>t</sup> PZH	DIR	A or B	1.2	4.5	5.7			1.2	6.7	ns
<sup>t</sup> PZL	DIIX	AOID	2.5	6.5	9			2.5	9.5	1115
<sup>t</sup> PHZ	DIR	A or B	1.5	3.8	6.7			1.5	7.7	ne
t <sub>PLZ</sub>	DIK	AUID	1.5	3.8	7.2			1.5	8.2	ns

<sup>†</sup> These parameters are measured with the internal output state of the storage register opposite to that of the bus input.

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_f \leq 2.5$  ns.  $t_f \leq 2.5$  ns.
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 2. Load Circuit and Voltage Waveforms



www.ti.com 7-Oct-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking
	(1)	(2)			(3)	(4)	(5)		(6)
SN74ABT646DBR	Active	Production	SSOP (DB)   24	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AB646
SN74ABT646DBR.B	Active	Production	SSOP (DB)   24	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AB646
SN74ABT646DW	Active	Production	SOIC (DW)   24	25   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT646
SN74ABT646DW.B	Active	Production	SOIC (DW)   24	25   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT646
SN74ABT646DWR	Active	Production	SOIC (DW)   24	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT646
SN74ABT646DWR.B	Active	Production	SOIC (DW)   24	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT646
SN74ABT646PW	Active	Production	TSSOP (PW)   24	60   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AB646
SN74ABT646PW.B	Active	Production	TSSOP (PW)   24	60   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AB646
SN74ABT646PWR	Active	Production	TSSOP (PW)   24	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AB646
SN74ABT646PWR.B	Active	Production	TSSOP (PW)   24	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AB646

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



# PACKAGE OPTION ADDENDUM

www.ti.com 7-Oct-2025

and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 9-Oct-2025

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ABT646DBR	SSOP	DB	24	2000	330.0	16.4	8.2	8.8	2.5	12.0	16.0	Q1
SN74ABT646DWR	SOIC	DW	24	2000	330.0	24.4	10.75	15.7	2.7	12.0	24.0	Q1
SN74ABT646PWR	TSSOP	PW	24	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1

www.ti.com 9-Oct-2025



### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ABT646DBR	SSOP	DB	24	2000	353.0	353.0	32.0
SN74ABT646DWR	SOIC	DW	24	2000	350.0	350.0	43.0
SN74ABT646PWR	TSSOP	PW	24	2000	353.0	353.0	32.0

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 9-Oct-2025

## **TUBE**



\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN74ABT646DW	DW	SOIC	24	25	506.98	12.7	4826	6.6
SN74ABT646DW.B	DW	SOIC	24	25	506.98	12.7	4826	6.6
SN74ABT646PW	PW	TSSOP	24	60	530	10.2	3600	3.5
SN74ABT646PW.B	PW	TSSOP	24	60	530	10.2	3600	3.5

DW (R-PDSO-G24)

# PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AD.





SMALL OUTLINE PACKAGE



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# DB (R-PDSO-G\*\*)

# PLASTIC SMALL-OUTLINE

### **28 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated