

SCAS586J - DECEMBER 1996 - REVISED OCTOBER 2003

- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V<sub>CC</sub>)
- Typical V<sub>OLP</sub> (Output Ground Bounce)
   <0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- Support Unregulated Battery Operation Down to 2.7 V
- I<sub>off</sub> and Power-Up 3-State Support Hot Insertion
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Latch-Up Performance Exceeds 500 mA Per JESD 17
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)


SN54LVTH244A . . . J OR W PACKAGE SN74LVTH244A . . . DB, DW, NS, OR PW PACKAGE (TOP VIEW)



SN74LVTH244A . . . RGY PACKAGE (TOP VIEW)



SN54LVTH244A . . . FK PACKAGE (TOP VIEW)



#### description/ordering information

These octal buffers and line drivers are designed specifically for low-voltage (3.3-V)  $V_{CC}$  operation, but with the capability to provide a TTL interface to a 5-V system environment.

#### **ORDERING INFORMATION**

T <sub>A</sub>	PACKAGE	t	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	QFN – RGY	Tape and reel	SN74LVTH244ARGYR	LXH244A
	COIC DW	Tube	SN74LVTH244ADW	1)/TU0444
	SOIC - DW	Tape and reel	SN74LVTH244ADWR	LVTH244A
4000 1 0500	SOP - NS	Tape and reel	SN74LVTH244ANSR	LVTH244A
-40°C to 85°C	SSOP – DB	Tape and reel	SN74LVTH244ADBR	LXH244A
	TSSOP – PW	Tape and reel	SN74LVTH244APWR	LXH244A
	VFBGA – GQN	T	SN74LVTH244AGQNR	1.7/1/0.444
	VFBGA – ZQN (Pb-free)	Tape and reel	SN74LVTH244AZQNR	LXH244A
	CDIP – J	Tube	SNJ54LVTH244AJ	SNJ54LVTH244AJ
–55°C to 125°C	CFP – W	Tube	SNJ54LVTH244AW	SNJ54LVTH244AW
	LCCC - FK	Tube	SNJ54LVTH244AFK	SNJ54LVTH244AFK

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



### SN54LVTH244A, SN74LVTH244A 3.3-V ABT OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCAS586J - DECEMBER 1996 - REVISED OCTOBER 2003

#### description/ordering information (continued)


The 'LVTH244A devices are organized as two 4-bit line drivers with separate output-enable (OE) inputs. When OE is low, the devices pass data from the A inputs to the Y outputs. When OE is high, the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down,  $\overline{\text{OE}}$  should be tied to  $V_{\text{CC}}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

These devices are fully specified for hot-insertion applications using Ioff and power-up 3-state. The Ioff circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

#### SN74LVTH244A . . . GQN OR ZQN PACKAGE (TOP VIEW)



#### terminal assignments


	1	2	3	4		
Α	1A1	1 <del>OE</del>	$V_{CC}$	2 <del></del> 0E		
В	1A2	2A4	2Y4	1Y1		
С	1A3	2Y3	2A3	1Y2		
D	1A4	2A2	2Y2	1Y3		
E	GND	2Y1	2A1	1Y4		

#### **FUNCTION TABLE** (each buffer)

INPL	JTS	OUTPUT
OE	Α	Y
L	Н	Н
L	L	L
Н	Χ	Z



#### logic diagram (positive logic)



Pin numbers shown are for the DB, DW, FK, J, NS, PW, RGY, and W packages.

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub> 0.5 V to 4.6 \	٧
nput voltage range, V <sub>I</sub> (see Note 1) –0.5 V to 7 V	٧
Voltage range applied to any output in the high-impedance	
or power-off state, V <sub>O</sub> (see Note 1)	V
Voltage range applied to any output in the high state, $V_O$ (see Note 1)0.5 V to $V_{CC}$ + 0.5 V	V
Current into any output in the low state, IO: SN54LVTH244A	
SN74LVTH244A	
Current into any output in the high state, I <sub>O</sub> (see Note 2): SN54LVTH244A	
SN74LVTH244A 64 mA	
nput clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	
Dutput clamp current, $\widehat{I_{OK}}$ ( $V_{O}$ < 0)	
Package thermal impedance, θ <sub>JA</sub> (see Note 3): DB package	
(see Note 3): DW package	
(see Note 3): GQN/ZQN package	
(see Note 3): NS package	
(see Note 3): PW package	
(see Note 4): RGY package	
Storage temperature range, T <sub>stg</sub> –65°C to 150°C	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

- 2. This current flows only when the output is in the high state and  $V_O > V_{CC}$ .
- 3. The package thermal impedance is calculated in accordance with JESD 51-7.
- 4. The package thermal impedance is calculated in accordance with JESD 51-5.



## SN54LVTH244A, SN74LVTH244A 3.3-V ABT OCTAL BUFFERS/DRIVERS **WITH 3-STATE OUTPUTS**

SCAS586J - DECEMBER 1996 - REVISED OCTOBER 2003

#### recommended operating conditions (see Note 5)

			SN54LV1	TH244A	SN74LVT	TH244A	UNIT
			MIN	MAX	MIN	MAX	UNII
$V_{CC}$	Supply voltage		2.7	3.6	2.7	3.6	V
$V_{IH}$	High-level input voltage		2		2		V
$V_{IL}$	Low-level input voltage			0.8		8.0	V
V <sub>I</sub>	Input voltage		5.5		5.5	V	
I <sub>OH</sub>	High-level output current			-24		-32	mA
l <sub>OL</sub>	Low-level output current			48		64	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
$\Delta t/\Delta V_{CC}$	Power-up ramp rate		200		200		μs/V
T <sub>A</sub>	Operating free-air temperature		-55	125	-40	85	°C

NOTE 5: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCAS586J - DECEMBER 1996 - REVISED OCTOBER 2003

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

D4	DAMETED	TEOT 0	ONDITIONS SN54LVTH244A SN74LVTH244A							
PA	RAMETER	TEST CO	UNDITIONS	MIN	TYP†	MAX	MIN	TYP†	MAX	UNIT
$V_{IK}$		$V_{CC} = 2.7 \text{ V},$	I <sub>I</sub> = -18 mA			-1.2			-1.2	٧
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V},$	$I_{OH} = -100  \mu A$	V <sub>CC</sub> -0.2	2		V <sub>CC</sub> -0.	2		
\/		$V_{CC} = 2.7 \text{ V},$	$I_{OH} = -8 \text{ mA}$	2.4			2.4			V
$V_{OH}$		V - 2 V	$I_{OH} = -24 \text{ mA}$	2						V
		V <sub>CC</sub> = 3 V	$I_{OH} = -32 \text{ mA}$				MIN TYP† MAX -1.2 V <sub>CC</sub> -0.2 2.4  2 0.2 0.5 0.5 0.4 0.5 0.55 10 11 1-5 ±100 75 -75 500 -750 5 ±100 ±100 -750 5 -0.19			
		V <sub>CC</sub> = 2.7 V	$I_{OL} = 100 \mu A$			0.2			0.2	
		V <sub>CC</sub> = 2.7 V	I <sub>OL</sub> = 24 mA			0.5			0.5	
V			I <sub>OL</sub> = 16 mA			0.4			0.4	٧
$V_{OL}$		\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	$I_{OL} = 32 \text{ mA}$			0.5			0.5	V
		V <sub>CC</sub> = 3 V	$I_{OL} = 48 \text{ mA}$			0.55				
			I <sub>OL</sub> = 64 mA						0.55	
	Combustinos do	$V_{CC} = 0 \text{ or } 3.6 \text{ V},$	$V_{I} = 5.5 \text{ V}$			50			10	
	Control inputs	$V_{CC} = 3.6 \text{ V},$	$V_I = V_{CC}$ or GND			±1			±1	
I <sub>I</sub>	Data invests	V 0.0V	$V_I = V_{CC}$			1			1	μΑ
	Data inputs	V <sub>CC</sub> = 3.6 V	$V_I = 0$			-5			-5	
I <sub>off</sub>		$V_{CC} = 0$ ,	$V_{I}$ or $V_{O} = 0$ to 4.5 V						±100	μΑ
		V <sub>CC</sub> = 3 V	V <sub>I</sub> = 0.8 V	75			75			
I <sub>I(hold)</sub>	Data inputs		V <sub>I</sub> = 2 V	-75			-75			μΑ
il(noia)	Data inputs	$V_{CC} = 3.6 V^{\ddagger},$	V <sub>I</sub> = 0 to 3.6 V							μΑ
I <sub>OZH</sub>		$V_{CC} = 3.6 \text{ V},$	V <sub>O</sub> = 3 V			5			5	μΑ
I <sub>OZL</sub>		$V_{CC} = 3.6 \text{ V},$	V <sub>O</sub> = 0.5 V			-5			-5	μΑ
I <sub>OZPU</sub>		$V_{CC} = 0$ to 1.5 V, $V_O = 0$ $\overline{OE} = \text{don't care}$	0.5 V to 3 V,			±100*			±100	μΑ
I <sub>OZPD</sub>		$V_{CC}$ = 1.5 V to 0, $V_{O}$ = $\overline{OE}$ = don't care	0.5 V to 3 V,			±100*			±100	μΑ
		V <sub>CC</sub> = 3.6 V,	Outputs high			0.39			0.19	
I <sub>CC</sub>		$I_0 = 0$ ,	Outputs low			14			5	mA
		$V_I = V_{CC}$ or GND	Outputs disabled			0.39			0.19	
Δl <sub>CC</sub> §		$V_{CC}$ = 3 V to 3.6 V, One Other inputs at $V_{CC}$ or 0				0.2			0.2	mA
C <sub>i</sub>		V <sub>I</sub> = 3 V or 0			3			3		pF
Co		V <sub>O</sub> = 3 V or 0			7			7		pF

<sup>\*</sup> On products compliant to MIL-PRF-38535, this parameter is not production tested.



 $<sup>^{\</sup>dagger}$  All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.

<sup>&</sup>lt;sup>‡</sup> This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

<sup>§</sup> This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V<sub>CC</sub> or GND.

## SN54LVTH244A, SN74LVTH244A 3.3-V ABT OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCAS586J - DECEMBER 1996 - REVISED OCTOBER 2003


# switching characteristics over recommended operating free-air temperature range, $C_L$ = 50 pF (unless otherwise noted) (see Figure 1)

		TO (OUTPUT)	,	SN54LVTH244A				SN74LVTH244A				
PARAMETER	FROM (INPUT)		$V_{CC}$ = 3.3 V $\pm$ 0.3 V		V <sub>CC</sub> = 2.7 V		$V_{CC}$ = 3.3 V $\pm$ 0.3 V			V <sub>CC</sub> = 2.7 V		UNIT
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN	MAX	
t <sub>PLH</sub>	^	Υ	0.5	3.8		4.1	1.1	2.3	3.5		3.8	20
t <sub>PHL</sub>	Α	Y	0.5	3.8		3.9	1.3	2.1	3.3		3.6	ns
t <sub>PZH</sub>	<del>0</del> -	V	0.8	5		6	1.1	2.5	4.5		5.3	2
t <sub>PZL</sub>	ŌĒ	Y	0.8	5		5.4	1.4	2.7	4.4		4.9	ns
t <sub>PHZ</sub>	ŌĒ		1.3	5.5		5.8	1.9	2.8	4.4		4.5	20
t <sub>PLZ</sub>	)E	Y	1.2	4.7		4.8	1.8	2.9	4.4		4.4	ns

 $<sup>^{\</sup>dagger}$  All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.



#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_{O}$  = 50  $\Omega$ ,  $t_{r} \leq$  2.5 ns,  $t_{f} \leq$  2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms

www.ti.com

11-Nov-2025

#### **PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
5962-9584401Q2A	Active	Production	LCCC (FK)   20	55   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962- 9584401Q2A SNJ54LVTH 244AFK
5962-9584401QRA	Active	Production	CDIP (J)   20	20   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9584401QR A SNJ54LVTH244AJ
5962-9584401QSA	Active	Production	CFP (W)   20	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9584401QS A SNJ54LVTH244AW
5962-9584401V2A	Active	Production	LCCC (FK)   20	55   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962- 9584401V2A SNV54LVTH 244AFK
5962-9584401VRA	Active	Production	CDIP (J)   20	20   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9584401VR A SNV54LVTH244AJ
5962-9584401VSA	Active	Production	CFP (W)   20	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9584401VS A SNV54LVTH244AW
SN74LVTH244ADB	Active	Production	SSOP (DB)   20	70   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-	LXH244A
SN74LVTH244ADB.B	Active	Production	SSOP (DB)   20	70   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LXH244A
SN74LVTH244ADBR	Active	Production	SSOP (DB)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LXH244A
SN74LVTH244ADBR.B	Active	Production	SSOP (DB)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LXH244A
SN74LVTH244ADBRE4	Active	Production	SSOP (DB)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LXH244A
SN74LVTH244ADBRG4	Active	Production	SSOP (DB)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LXH244A
SN74LVTH244ADW	Active	Production	SOIC (DW)   20	25   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVTH244A
SN74LVTH244ADW.B	Active	Production	SOIC (DW)   20	25   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVTH244A
SN74LVTH244ADWE4	Active	Production	SOIC (DW)   20	25   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVTH244A
SN74LVTH244ADWG4	Active	Production	SOIC (DW)   20	25   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVTH244A
SN74LVTH244ADWR	Active	Production	SOIC (DW)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVTH244A
SN74LVTH244ADWR.B	Active	Production	SOIC (DW)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVTH244A
SN74LVTH244ADWRG4	Active	Production	SOIC (DW)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVTH244A





www.ti.com 11-Nov-2025

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
SN74LVTH244ANS.B	Active	Production	SOP (NS)   20	40   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVTH244A
SN74LVTH244ANSR	Active	Production	SOP (NS)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVTH244A
SN74LVTH244ANSR.B	Active	Production	SOP (NS)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVTH244A
SN74LVTH244ANSRG4	Active	Production	SOP (NS)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVTH244A
SN74LVTH244ANSRG4.B	Active	Production	SOP (NS)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVTH244A
SN74LVTH244APW	Active	Production	TSSOP (PW)   20	70   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LXH244A
SN74LVTH244APW.B	Active	Production	TSSOP (PW)   20	70   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LXH244A
SN74LVTH244APWG4	Active	Production	TSSOP (PW)   20	70   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LXH244A
SN74LVTH244APWR	Active	Production	TSSOP (PW)   20	2000   LARGE T&R	Yes	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 85	LXH244A
SN74LVTH244APWR.B	Active	Production	TSSOP (PW)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LXH244A
SN74LVTH244APWRE4	Active	Production	TSSOP (PW)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LXH244A
SN74LVTH244APWRG4	Active	Production	TSSOP (PW)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LXH244A
SN74LVTH244APWRG4.B	Active	Production	TSSOP (PW)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LXH244A
SN74LVTH244ARGYR	Active	Production	VQFN (RGY)   20	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	LXH244A
SN74LVTH244ARGYR.B	Active	Production	VQFN (RGY)   20	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	LXH244A
SNJ54LVTH244AFK	Active	Production	LCCC (FK)   20	55   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962- 9584401Q2A SNJ54LVTH 244AFK
SNJ54LVTH244AJ	Active	Production	CDIP (J)   20	20   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9584401QR A SNJ54LVTH244AJ
SNJ54LVTH244AW	Active	Production	CFP (W)   20	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9584401QS A SNJ54LVTH244AW

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

#### PACKAGE OPTION ADDENDUM

www.ti.com 11-Nov-2025

(4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN54LVTH244A, SN54LVTH244A-SP, SN74LVTH244A:

Catalog: SN74LVTH244A, SN54LVTH244A

Enhanced Product: SN74LVTH244A-EP, SN74LVTH244A-EP

Military: SN54LVTH244A

Space: SN54LVTH244A-SP

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Enhanced Product Supports Defense, Aerospace and Medical Applications
- Military QML certified for Military and Defense Applications
- Space Radiation tolerant, ceramic packaging and gualified for use in Space-based application

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 24-Jul-2025

#### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVTH244ADBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74LVTH244ADWR	SOIC	DW	20	2000	330.0	24.4	10.9	13.3	2.7	12.0	24.0	Q1
SN74LVTH244ANSR	SOP	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1
SN74LVTH244ANSRG4	SOP	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1
SN74LVTH244APWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
SN74LVTH244APWRG4	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
SN74LVTH244ARGYR	VQFN	RGY	20	3000	330.0	12.4	3.71	4.71	1.1	8.0	12.0	Q1



www.ti.com 24-Jul-2025



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVTH244ADBR	SSOP	DB	20	2000	353.0	353.0	32.0
SN74LVTH244ADWR	SOIC	DW	20	2000	356.0	356.0	45.0
SN74LVTH244ANSR	SOP	NS	20	2000	356.0	356.0	45.0
SN74LVTH244ANSRG4	SOP	NS	20	2000	356.0	356.0	45.0
SN74LVTH244APWR	TSSOP	PW	20	2000	353.0	353.0	32.0
SN74LVTH244APWRG4	TSSOP	PW	20	2000	353.0	353.0	32.0
SN74LVTH244ARGYR	VQFN	RGY	20	3000	353.0	353.0	32.0



## **PACKAGE MATERIALS INFORMATION**

www.ti.com 24-Jul-2025

#### **TUBE**

INSTRUMENTS



\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
5962-9584401Q2A	FK	LCCC	20	55	506.98	12.06	2030	NA
5962-9584401V2A	FK	LCCC	20	55	506.98	12.06	2030	NA
5962-9584401VSA	W	CFP	20	25	506.98	26.16	6220	NA
SN74LVTH244ADB	DB	SSOP	20	70	530	10.5	4000	4.1
SN74LVTH244ADB.B	DB	SSOP	20	70	530	10.5	4000	4.1
SN74LVTH244ADW	DW	SOIC	20	25	507	12.83	5080	6.6
SN74LVTH244ADW.B	DW	SOIC	20	25	507	12.83	5080	6.6
SN74LVTH244ADWE4	DW	SOIC	20	25	507	12.83	5080	6.6
SN74LVTH244ADWG4	DW	SOIC	20	25	507	12.83	5080	6.6
SN74LVTH244ANS.B	NS	SOP	20	40	530	10.5	4000	4.1
SN74LVTH244APW	PW	TSSOP	20	70	530	10.2	3600	3.5
SN74LVTH244APW.B	PW	TSSOP	20	70	530	10.2	3600	3.5
SN74LVTH244APWG4	PW	TSSOP	20	70	530	10.2	3600	3.5
SNJ54LVTH244AFK	FK	LCCC	20	55	506.98	12.06	2030	NA





- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### **MECHANICAL DATA**

## NS (R-PDSO-G\*\*)

## 14-PINS SHOWN

#### PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



#### 14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

3.5 x 4.5, 0.5 mm pitch

PLASTIC QUAD FGLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





PLASTIC QUAD FLATPACK - NO LEAD



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



8.89 x 8.89, 1.27 mm pitch

LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



**INSTRUMENTS** www.ti.com



SOIC



- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



## W (R-GDFP-F20)

## CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
- This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.

  D. Index point is provided on cap for terminal identification only.

  E. Falls within Mil—Std 1835 GDFP2—F20







- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025