# SN5426, SN54LS26, SN7426, SN74LS26 QUADRUPLE 2-INPUT HIGH-VOLTAGE INTERFACE POSITIVE-NAND GATES

DECEMBER 1983-REVISED MARCH 1988


For Driving Low-Threshold-Voltage MOS Inputs

#### description

These 2-input open-collector NAND gates feature high-output voltage ratings for interfacing with low-threshold-voltage MOS logic circuits or other 12-volt systems. Although the output is rated to withstand 15 volts, the V<sub>CC</sub> terminal is connected to the standard 5-volt source.

The SN5426 and SN54LS26 are characterized for operation over the full military temperature range of  $-55\,^{\circ}\text{C}$  to 125 $^{\circ}\text{C}$ . The SN7426 and SN74LS26 are characterized for operation from  $0\,^{\circ}\text{C}$  to  $70\,^{\circ}\text{C}$ .


#### logic diagram



#### positive logic


$$Y = \overline{AB}$$

#### logic symbol†




<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, N, and W packages.




SN54LS26 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

# SN5426, SN54LS26, SNSN7426, SN74LS26 QUADRUPLE 2-INPUT HIGH-VOLTAGE INTERFACE POSITIVE-NAND GATES



# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage , VCC (see Note 1)
Input voltage: '26
'LS26 7 V
Operating free-air temperature: SN54'
SN74′
Storage temperature range

NOTE 1: Voltage values are with respect to network ground terminal.

### recommended operating conditions

	S	SN54LS26			SN74LS26			
	MIN	NOM	MAX	MIN	MOM	мах	UNIT	
V <sub>CC</sub> Supply voltage	4.5	5	5.5	4.75	5	5.25	V	
V <sub>JH</sub> High-level input voltage	2			2			V	
VIL Low-level input voltage			0.7			0.8	V	
VOH High-level output voltage			15			15	V	
OL Low-level output current			4			8	mA	
TA Operating free-air temperature	<b>– 55</b>		125	0		70	°C	

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER			N54LS	26	S	UNIT				
PANAIVIE I EN		TEST CONDIT	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT	
Vικ	V <sub>CC</sub> = MIN,	I <sub>1</sub> = 18 mA				- 1.5			<b>– 1.5</b>	V
	V <sub>CC</sub> = MIN,	VIL = MAX,	V <sub>OH</sub> = 12 V			50			50	μΑ
юн	V <sub>CC</sub> = MIN,	VIL = MAX,	V <sub>OH</sub> = 15 V			1			1	mA
17	V <sub>CC</sub> = MIN,	V <sub>1H</sub> = 2 V,	I <sub>OL</sub> = 4 mA		0.25	0.4		0.25	0.4	
V <sub>O</sub> L	V <sub>CC</sub> = MIN,	V <sub>1H</sub> = 2 V,	IOL = 8 mA					0.35	0.5	V
l)	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 7 V				0.1			0.1	mΑ
<sup>T</sup> IH	V <sub>CC</sub> = MAX,	V <sub>IH</sub> = 2.7 V				20			20	μΑ
ΉL	V <sub>CC</sub> = MAX,	V <sub>IL</sub> = 0.4 V	<del></del>			- 0.4			- 0.4	mΑ
<sup>1</sup> ССН	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 0			0.8	1.6		8.0	1.6	mA
ICCL	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 4.5 V			2.4	4.4		2.4	4.4	

 $<sup>^{\</sup>dagger}$  For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. ‡ All typical values are at  $V_{CC} = 5$  V,  $T_A = 25$ °C.

# switching characteristics, VCC = 5 V, TA = 25°C (see note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN T	ГҮР	мах	UNIT
tPLH .	A or B		$R_1 = 2 k\Omega$ , $C_1 = 15 pF$		17	32	ns
t <b>P</b> HL	7016	'	11 - 2 Ki2, C[ - 15 pr		15	28	ns

NOTE 2: Load circuits and voltage waveforms are shown in Section 1.

# SN5426, SN7426 QUADRUPLE 2-INPUT HIGH-VOLTAGE INTERFACE POSITIVE-NAND GATES

#### recommended operating conditions

	SN5426				UNIT		
	MIN	NOM	MAX	MIN	NOM	MAX	Civil
V <sub>CC</sub> Supply voltage	4.5	5	5.5	4.75	5	5.25	
VIH High-level input voltage	2			2			V
VIL Low-level input voltage			0.8			0.8	>
VOH High-level output voltage			15			15	>
IOL Low-level output current			16			16	mΑ
TA Operating free-air temperature	<b>– 55</b>		125	0		70	°C

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST CONDITIONS†	SN5426	SN7426	
PARAMETER	TEST CONDITIONS.	MIN TYP# MAX	MIN TYP‡ MAX	UNIT
VIK	VCC = MIN, II ≈ -12 mA	-1.5	-1.5	V
	$V_{CC} = MIN$ , $V_{IL} = 0.8 \text{ V}$ , $V_{OH} = 12 \text{ V}$		50	
I =	$V_{CC} = MIN$ , $V_{IL} = 0.7 \text{ V}$ , $V_{OH} = 12 \text{ V}$	50		μΑ
ЮН	$V_{CC} = MIN$ , $V_{IL} = 0.8 \text{ V}$ , $V_{OH} = 15 \text{ V}$		1	
	$V_{CC} = MIN$ , $V_{IL} = 0.7 \text{ V}$ , $V_{OH} = 15 \text{ V}$	1		mA
VOL	$V_{CC} = MIN$ , $V_{IH} = 2 V$ , $I_{OL} = 16 mA$	0.4	0.4	٧
lı .	V <sub>CC</sub> = MAX, V <sub>I</sub> = 5.5 V	1	1	mA
IIH	V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.4 V	40	40	μΑ
ll.	$V_{CC} = MAX$ , $V_{\parallel} = 0.4 \text{ V}$	-1.6	-1.6	mΑ
Іссн	$V_{CC} = MAX$ , $V_I = 0$	4 8	4 8	mΑ
lCCF	VCC = MAX, VI = 4.5 V	12 22	12 22	mA

<sup>&</sup>lt;sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

# switching characteristics, VCC = 5 V, TA = 25°C (see note 2)

PARAMET	ER FROM (INPUT)	TQ (OUTPUT)	TEST CONI	MIN	TYP	MAX	UNIT	
tPLH	A or B	Y	$R_1 = 1 k\Omega$	C <sub>1</sub> = 15 pF		16	24	ns
tPHL						11	17	ns

NOTE 2: Load circuits and voltage waveforms are shown in Section 1.

 $<sup>^{\</sup>ddagger}$ All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C.

www.ti.com

12-Nov-2025

# **PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
5962-7602001VDA	Active	Production	CFP (W)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-7602001VD A SNV54LS26W
5962-7602001VDA.A	Active	Production	CFP (W)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-7602001VD A SNV54LS26W
7602001CA	Active	Production	CDIP (J)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	7602001CA SNJ54LS26J
7602001DA	Active	Production	CFP (W)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	7602001DA SNJ54LS26W
JM38510/32102BCA	Active	Production	CDIP (J)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 32102BCA
JM38510/32102BCA.A	Active	Production	CDIP (J)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 32102BCA
JM38510/32102BDA	Active	Production	CFP (W)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 32102BDA
JM38510/32102BDA.A	Active	Production	CFP (W)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 32102BDA
M38510/32102BCA	Active	Production	CDIP (J)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 32102BCA
M38510/32102BDA	Active	Production	CFP (W)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 32102BDA
SN54LS26J	Active	Production	CDIP (J)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SN54LS26J
SN54LS26J.A	Active	Production	CDIP (J)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SN54LS26J
SN74LS26D	Obsolete	Production	SOIC (D)   14	-	=	Call TI	Call TI	0 to 70	LS26
SN74LS26DR	Active	Production	SOIC (D)   14	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS26
SN74LS26DR.A	Active	Production	SOIC (D)   14	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS26
SN74LS26N	Active	Production	PDIP (N)   14	25   TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN74LS26N
SN74LS26N.A	Active	Production	PDIP (N)   14	25   TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN74LS26N
SNJ54LS26J	Active	Production	CDIP (J)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	7602001CA SNJ54LS26J
SNJ54LS26J.A	Active	Production	CDIP (J)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	7602001CA SNJ54LS26J

-55 to 125

12-Nov-2025

7602001DA SNJ54LS26W

SNJ54LS26W.A

www.ti.com

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
SNJ54LS26W	Active	Production	CFP (W)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	7602001DA SNJ54LS26W

No

**SNPB** 

N/A for Pkg Type

25 | TUBE

Active

- (2) Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.
- (3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

Production

- (4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.
- (5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.
- (6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

CFP (W) | 14

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN54LS26, SN54LS26-SP, SN74LS26:

Catalog: SN74LS26, SN54LS26

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

# PACKAGE OPTION ADDENDUM

www.ti.com 12-Nov-2025

Military: SN54LS26

• Space : SN54LS26-SP

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications
- Space Radiation tolerant, ceramic packaging and qualified for use in Space-based application

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 24-Jul-2025

### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	_	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LS26DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 24-Jul-2025



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LS26DR	SOIC	D	14	2500	353.0	353.0	32.0

www.ti.com 24-Jul-2025

### **TUBE**



\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
5962-7602001VDA	W	CFP	14	25	506.98	26.16	6220	NA
5962-7602001VDA.A	W	CFP	14	25	506.98	26.16	6220	NA
7602001DA	W	CFP	14	25	506.98	26.16	6220	NA
JM38510/32102BDA	W	CFP	14	25	506.98	26.16	6220	NA
JM38510/32102BDA.A	W	CFP	14	25	506.98	26.16	6220	NA
M38510/32102BDA	W	CFP	14	25	506.98	26.16	6220	NA
SN74LS26N	N	PDIP	14	25	506	13.97	11230	4.32
SN74LS26N	N	PDIP	14	25	506	13.97	11230	4.32
SN74LS26N.A	N	PDIP	14	25	506	13.97	11230	4.32
SN74LS26N.A	N	PDIP	14	25	506	13.97	11230	4.32
SNJ54LS26W	W	CFP	14	25	506.98	26.16	6220	NA
SNJ54LS26W.A	W	CFP	14	25	506.98	26.16	6220	NA



SMALL OUTLINE INTEGRATED CIRCUIT



- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# W (R-GDFP-F14)

# CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP1-F14



CERAMIC DUAL IN LINE PACKAGE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4040083-5/G





CERAMIC DUAL IN LINE PACKAGE



- 1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This package is hermitically sealed with a ceramic lid using glass frit.
- His package is remitted by sealed with a ceramic its using glass mit.
   Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.
   Falls within MIL-STD-1835 and GDIP1-T14.



CERAMIC DUAL IN LINE PACKAGE



# N (R-PDIP-T\*\*)

# PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025