- 10KH Compatible
- ECL and TTL Control Inputs
- P-N-P Inputs Reduce DC Loading
- Flow-Through Architectures Optimizes PCB Layout
- Center Pin V_{CC}, V_{EE} and GND Configurations Minimize High-Speed Switching Noise
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015
- Package Options Include "Small Outline"
 Packages and Standard Plastic 300-mil DIPs

description

These octal TTL-to-ECL translators are designed to provide efficient translation between a TTL signal environment and a 10KH ECL signal environment. The designer has a choice of inverting ('5542) or true ('5543) outputs. Two pins, $\overline{OE}1$ and $\overline{OE}2$, are provided for output enable control. These control inputs are negative ANDed together, with $\overline{OE}1$ being ECL compatible and $\overline{OE}2$ being TTL compatible. This offers the choice of controlling the outputs of the device from either a TTL or ECL signal environment. The outputs, when disabled, go to a normal ECL logic low level.


The SN10KHT5542 and SN10KHT5543 are characterized for operation from 0°C to 75°C.


DW OR NT PACKAGE (TOP VIEW) U24 A1 Y2 ∏2 23 A2 Y3 **□**3 22 A3 21 A4 20 OE2 (TTL) GND []5 GND ☐6 19 VCC 18 VEE GND 07 17 OE1 (ECL) GND 8 16 A5 Y5 **∏**9 15 A6 Y6 **□**10 14 🗌 A7 Y7 ∏11 Y8 ∐12 13 A8

FUNCTION TABLE

	PUT TROL	DATA INPUT	OUTPUT		
ŌĒ1	OE2	Α	'5542	′5543	
Н	Х	Х	L	L	
Х	н	Х	L	L	
L	L	L	н	L	
L	L	Н	L	Н	

logic symbols †





[†]These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



SDZS001A - D3136, AUGUST 1988 - REVISED DECEMBER 1988

logic diagrams (positive logic)

SN10KHT5542 A1 (24) TTL/ECL A2 (23) O TTL/ECL (2) Y2 A3 (22) O TTL/ECL (<u>3)</u> y3 A4 (21) O TTL/ECL (4) OE2 (20) TTL/ECL (17) (9) - Y5 AS (16) TTL/ECL (10) Y6 TTL/ECL (11) Y7 TTL/ECL (12) Y8 d TTL/ECL

SN10KHT5543 TTL/ECL (2) Y2 TTL/ECL TTL/ECL (3) Y3 TTL/ECL (4) Y4 TTL/ECL ŌE2 (17) ÖĒ1 (9) A5 (16) TTL/ECL (10) Y6 TTL/ECL (11) Y7 TTL/ECL

TTL/ECL

(12) Y8

absolute maximum ratings over operating ambient temperature range (unless otherwise noted)†

Supply voltage range, VCC0.5 V to 7	V
Supply voltage range, VEE8 V to 0	٧
Input voltage range (TTL) (See Note 1)	V
Input voltage range (ECL) VEE to 0	٧
Input current range (TTL)	Α
Operating ambient temperature range 0°C to 75°	C
Storage temperature range65°C to 150°	C

[†]Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input voltage ratings may be exceeded provided the input current ratings are observed.

recommended operating conditions (see Note 2)

			MIN	NOM MAX	UNIT	
Vcc	TTL supply voltage		4.5	5.0 5.5	٧	
VEE	ECL supply voltage		-4.94	-5.2 -5.46	V	
VIH	TTL high-level input voltage		2		٧	
		0°C	-1170	-840		
ViH	ECL high-level input voltage [‡]	25°C	-1130	-810	m∨	
""		75°C	- 1070	- 735		
VIL	TTL low-level input voltage			0.8	٧	
1.5		0°C	-1950	- 1480		
VIL	ECL low-level input voltage‡	25°C	-1950	- 1480	m∨	
***		75°C	- 1950	- 1450		
İK	TTL input clamp current			- 18	mA	
TA	Operating ambient temperature (see Note 3)		0	75	°C	

[‡] The algebraic convention, in which the least positive (most negative) value is designated minimum, is used in this data sheet for logic voltage levels and temperature only.

NOTES: 2. If unused, OE1 should be tied directly to -2 V.

^{3:} Each 10KH series circuit has been designed to meet the dc specifications shown in the electrical characteristics table after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board, and transverse air flow greater than 500 linear ft/min is maintained.



electrical characteristics over recommended operating ambient temperature range (unless otherwise noted) (see Note 2)

	PARAMETER		TEST CONDITIONS		MIN	TYP [†] MAX	UNIT	
VIK	A inputs and OE2	$V_{CC} = 4.5 \text{ V},$	$V_{EE} = -4.94 \text{ V}, I_{\parallel} = -18 \text{ mA}$			-1.2	٧	
11	A inputs and OE2	$V_{CC} = 5.5 V,$	$V_{EE} = -5.46 \text{ V}, V_{I} = 7 \text{ V}$			0.1	mA	
	A inputs and OE2	$V_{CC} = 5.5 V,$	$V_{EE} = -5.46 \text{ V}, V_{I} = 2.7 \text{ V}$			20		
١.		$V_{CC} = 5.5 V,$	$V_{EE} = -5.46 \text{ V}, V_{I} = -840 \text{ mV}$	0°C		350	μΑ	
ΊΗ	OE1 only	$V_{CC} = 5.5 V$,	$V_{EE} = -5.46 \text{ V}, V_{I} = -810 \text{ mV}$	25°C		350	<i>,</i> , , , , , , , , , , , , , , , , , ,	
		$V_{CC} = 5.5 V$,	$V_{EE} = -5.46 \text{ V}, V_{I} = -735 \text{ mV}$	75°C		350		
	A inputs and OE2	$V_{CC} = 5.5 V,$	$V_{EE} = -5.46 \text{ V}, V_{I} = 0.5 \text{ V}$			- 500	ю	
l	I _{IL} OE1 only	1 only V _{CC} = 5.5 V,		0°C	0.5			
11L			$V_{EE} = -5.46 \text{ V}, V_{I} = -1950 \text{ mV}$	25°C	0.5		μΑ	
				75°C	0.5			
				0°C	- 1020	-840		
V _{OH} ‡		$V_{CC} = 4.5 \text{ V}, V_{E}$	$V_{EE} = -5.2 \text{ V}, \pm 5\%, \text{ See Note 3}$	25°C	-980	-810	m∨	
				75°C	-920	-735		
				0°C	- 1950	- 1630		
VOL*		$V_{CC} = 4.5 V$	V _{EE} = -5.2 V, ±5%, See Note 3	25°C	- 1950	- 1630	m∨	
				75°C	- 1950	- 1600		
ІССН		$V_{CC} = 5.5 V$,	V _{EE} = -5.46 V			15 22	mA	
ICCL		$V_{CC} = 5.5 V$,	VEE = -5.46 V			17 25	mA	
1EE		$V_{CC} = 5.5 V$,	VEE = -5.46 V			-78 -111	mA	
Ci		V _{CC} = 5 V.	V _{EE} = -5.2 V, f = 10 MHz			5	pF	

switching characteristics over recommended ranges of operating ambient temperature and supply voltage (unless otherwise noted) (see Note 4)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP [†]	MAX	UNIT
tPLH	A A	V	0.1	1.7	3.7	
tpHL	Any A	· · · · · · · · · · · · · · · · · · ·	0.1	1.6	3.3	ns
tPLH .	OF (501)		0.8	2.8	5	
tpHL tpHL	OE1 (ECL)	Ť	0.4	2.3	4.5	ns
tPLH	OF0 (771)	V	0.8	3	5.3	
tpHL tpHL	OE2 (TTL)	Y	0.6	2.5	4.7	ns
t _r		V		1.5		
tf	1	l ^Y	1.5			ns

NOTES: 2. Each 10KH series circuit has been designed to meet the dc specifications shown in the electrical characteristics table after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear ft/min is maintained.

- 3. Outputs are terminated through a 50- Ω resistor to -2 V.
- 4. Load circuit and switching waveforms are shown in Section 1.



 $^{^{\}dagger}$ All typical values are at V_{CC} = 5 V, V_{EE} = -5.2 V, T_A = 25 °C. ‡ The algebraic convention, in which the least positive (most negative) value is designated minimum, is used in this data sheet for logic voltage levels and temperature only.

SDZS001A - D3136, AUGUST 1988 - REVISED DECEMBER 1988

electrical characteristics over recommended operating ambient temperature range (unless otherwise noted) (see Note 2)

	PARAMETER	l	TEST CONDITI	ONS		MIN	TYP [†]	MAX	UNIT
VIK	A inputs and OE2	$V_{CC} = 4.5 \text{ V},$	$V_{EE} = -4.94 \text{ V},$	I _I = -18 mA				-1.2	٧
l _l	A inputs and OE2	V _{CC} = 5.5 V,	$V_{EE} = -5.46 \text{ V},$	V _I = 7 V				0.1	mA
	A inputs and OE2	$V_{CC} = 5.5 V$,	$V_{EE} = -5.46 \text{ V},$	V ₁ = 2.7 V				20	
		$V_{CC} = 5.5 V$,	$V_{EE} = -5.46 \text{ V},$	V _I = -840 mV	0°C			350	μА
lН	OE1 only	$V_{CC} = 5.5 \text{ V},$	$V_{EE} = -5.46 \text{ V},$	V _! = -810 mV	25°C			350	μΑ
		V _{CC} = 5.5 V,	$V_{EE} = -5.46 \text{ V},$	$V_{ } = -735 \text{ mV}$	75 °C			350	
	A inputs and OE2	$V_{CC} = 5.5 V$,	$V_{EE} = -5.46 \text{ V}, V_{I} = 0.5 \text{ V}$					- 500	
					0°C	0.5			μА
ήL	OE1 only	$V_{CC} = 5.5 V,$	$V_{EE} = -5.46 \text{ V}, V_{I} = -$	$V_{\parallel} = -1950 \text{ mV}$	25°C	0.5			μ
					75°C	0.5			
					0°C	- 1020		-840	m∨
VOH [‡]		$V_{CC} = 4.5 V$	$V_{EE} = -5.2 V, \pm$: 5%, See Note 3	25 °C	- 980		-810	
0					75°C	-920		-735	<u> </u>
					0°C	- 1950	-	- 1630	
V _{OL} ‡		$V_{CC} = 4.5 V$	$V_{EE} = -5.2 \text{ V, } \pm$	5%, See Note 3	25°C	- 1950	-	- 1630	m∨
		1			75°C	- 1950	·	- 1600	
ІССН		$V_{CC} = 5.5 V$,	V _{EE} = -5.46 V				17	25	mA
ICCL		V _{CC} = 5.5 V,	V _{EE} = -5.46 V				15	22	mA
1EE		$V_{CC} = 5.5 V$,	V _{EE} = -5.46 V				-7 7	-111	mA
Ci		V _{CC} = 5 V.	$V_{EE} = -5.2 \text{ V},$	f = 10 MHz			5		pF

switching characteristics over recommended ranges of operating ambient temperature and supply voltage (unless otherwise noted) (see Note 4)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP	MAX	UNIT
^t PLH		V	0.1	1.5	3	
tPHL	Any A	Y	0.1	1.5	3.3	ns
tPLH			0.6	2.2	4.3	
[†] PHL	OE1 (ECL)	Y	0.5	2.4	4.3	ns ns
t _{PLH}	T		0.7	2.2	4.4	
tPHL	ŌĒ2 (TTL)	Y	0.5	2.6	4.7	ns
te		,		1.5		
t.	1	Y	1.5			ns

 $^{^{\}dagger}$ All typical values are at VCC = 5 V, VEE = -5.2 V, TA = 25 °C.

NOTES: 2. Each 10KH series circuit has been designed to meet the dc specifications shown in the electrical characteristics table after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear ft/min is maintained.

- 3. Outputs are terminated through a 50- Ω resistor to -2 V.
- 4. Load circuit and voltage waveforms are shown in Section 1.

[‡] The algebraic convention, in which the least positive (most negative) value is designated minimum, is used in this data sheet for logic voltage levels and temperature only.

www.ti.com 11-Nov-2025

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
SN10KHT5543DW	Active	Production	SOIC (DW) 24	25 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	10KHT5543
SN10KHT5543DW.A	Active	Production	SOIC (DW) 24	25 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	10KHT5543

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE MATERIALS INFORMATION

www.ti.com 23-May-2025

TUBE




*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN10KHT5543DW	DW	SOIC	24	25	506.98	12.7	4826	6.6
SN10KHT5543DW.A	DW	SOIC	24	25	506.98	12.7	4826	6.6

DW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AD.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025