



SM74101 Tiny 7A MOSFET Gate Driver

1 Features

- Renewable Energy Grade
- Compound CMOS and Bipolar Outputs Reduce Output Current Variation
- 7A sink/3A Source Current
- Fast Propagation Times (25 ns Typical)
- Fast Rise and Fall Times (14 ns/12 ns Rise/Fall with 2 nF Load)
- Inverting and Non-Inverting Inputs Provide Either Configuration with a Single Device
- Supply Rail Under-Voltage Lockout Protection
- Dedicated Input Ground (IN_REF) for Split Supply or Single Supply Operation
- Power Enhanced 6-Pin WSON Package (3.0mm x 3.0mm)
- Output Swings from V_{CC} to V_{EE} which can be Negative Relative to Input Ground

2 Applications

- Solar Microinverter
- AC/DC Switch-mode Power Supply
- DC/DC Switch-mode Power Supply
- Solenoid and Motor Drivers


3 Description

The SM74101 MOSFET gate driver provides high peak gate drive current in the tiny WSON-6 package (SOT23 equivalent footprint), with improved power dissipation required for high frequency operation. The compound output driver stage includes MOS and bipolar transistors operating in parallel that together sink more than 7A peak from capacitive loads. Combining the unique characteristics of MOS and bipolar devices reduces drive current variation with voltage and temperature. Under-voltage lockout protection is provided to prevent damage to the MOSFET due to insufficient gate turn-on voltage. The SM74101 provides both inverting and non-inverting inputs to satisfy requirements for inverting and non-inverting gate drive with a single device type.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
SM74101	WSON (6)	3.0 mm x 3.0 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.



SM74101 in a DC/DC Forward Topology Power Supply



Table of Contents


1 Features	1	7.3 Feature Description	8
2 Applications	1	7.4 Device Functional Modes	9
3 Description	1	7.5 Thermal Considerations	10
4 Revision History	2	8 Application and Implementation	12
5 Pin Configuration and Functions	3	8.1 Application Information	12
6 Specifications	4	8.2 Typical Application	12
6.1 Absolute Maximum Ratings	4	9 Power Supply Recommendations	14
6.2 ESD Ratings	4	10 Layout	14
6.3 Recommended Operating Conditions	4	10.1 Layout Guidelines	14
6.4 Thermal Information	4	10.2 Layout Example	14
6.5 Electrical Characteristics	4	11 Device and Documentation Support	16
6.6 Switching Characteristics	5	11.1 Trademarks	16
6.7 Typical Characteristics	6	11.2 Electrostatic Discharge Caution	16
7 Detailed Description	8	11.3 Glossary	16
7.1 Overview	8	12 Mechanical, Packaging, and Orderable Information	17
7.2 Functional Block Diagram	8		

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision A (April 2013) to Revision B	Page
Added <i>ESD Ratings</i> table, <i>Thermal Information</i> table, <i>Feature Description</i> section, <i>Device Functional Modes</i>, <i>Application and Implementation</i> section, <i>Power Supply Recommendations</i> section, <i>Layout</i> section, <i>Device and Documentation Support</i> section, and <i>Mechanical, Packaging, and Orderable Information</i> section	1
Changes from Original (April 2013) to Revision A	Page
Changed layout of National Data Sheet to TI format	11

5 Pin Configuration and Functions



Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.		
IN	1	I	TTL compatible thresholds. Pull up to VCC when not used.
VEE	2	-	Connect to either power ground or a negative gate drive supply for positive or negative voltage swing.
VCC	3	I	Locally decouple to VEE. The decoupling capacitor should be located close to the chip.
OUT	4	O	Capable of sourcing 3A and sinking 7A. Voltage swing of this output is from VEE to VCC.
IN_REF	5	-	Connect to power ground (VEE) for standard positive only output voltage swing. Connect to system logic ground when VEE is connected to a negative gate drive supply.
INB	6	I	TTL compatible thresholds. Connect to IN_REF when not used.
- - -	Exposed Pad	-	Internally bonded to the die substrate. Connect to VEE ground pin for low thermal impedance.

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) ⁽¹⁾

	MIN	MAX	UNIT
V_{CC} to V_{EE}	-0.3	15	V
V_{CC} to IN_REF	-0.3	15	V
IN/INB to IN_REF	-0.3	15	V
IN_REF to V_{EE}	-0.3	5	V
T_{stg} Storage temperature	-55	150	°C
Maximum Junction Temperature		150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

	VALUE	UNIT
$V_{(ESD)}$ Electrostatic discharge Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	MAX	UNIT
Operating Junction Temperature	-40	125	°C
V_{CC} Operating Range	$V_{CC} - IN_REF$ and $V_{CC} - V_{EE}$	14	V

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		SM74101	UNIT
		NGG	
		6 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance, 0 LFPM Air Flow	40.0	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	50.8	
$R_{\theta JB}$	Junction-to-board thermal resistance	29.3	
Ψ_{JT}	Junction-to-top characterization parameter	0.7	
Ψ_{JB}	Junction-to-board characterization parameter	29.5	
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	7.5	

- (1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](#).

6.5 Electrical Characteristics

Over operating junction temperature range, $V_{CC} = 12$ V, INB = IN_REF = $V_{EE} = 0$ V, No Load on output, unless otherwise specified.

PARAMETER		TEST CONDITION	MIN	TYP	MAX	UNIT
SUPPLY						
UVLO	V_{CC} Under-voltage Lockout (rising)	$V_{CC} - IN_REF$	2.4	3.0	3.5	V
V_{CCH}	V_{CC} Under-voltage Hysteresis			230		mV
I_{CC}	V_{CC} Supply Current			1.0	2.0	mA
CONTROL INPUTS						
V_{IH}	Logic High		2.3			V
V_{IL}	Logic Low				0.8	V
V_{thH}	High Threshold		1.3	1.75	2.3	V

Electrical Characteristics (continued)

Over operating junction temperature range, $V_{CC} = 12\text{ V}$, $INB = IN_REF = V_{EE} = 0\text{ V}$, No Load on output, unless otherwise specified.

PARAMETER		TEST CONDITION	MIN	TYP	MAX	UNIT
V_{thL}	Low Threshold		0.8	1.35	2.0	V
HYS	Input Hysteresis			400		mV
I_{IL}	Input Current Low	$IN = INB = 0\text{ V}$	-1	0.1	1	μA
I_{IH}	Input Current High	$IN = INB = V_{CC}$	-1	0.1	1	μA
OUTPUT DRIVER						
R_{OH}	Output Resistance High	$I_{OUT} = -10\text{ mA}$ ⁽¹⁾		30	50	Ω
R_{OL}	Output Resistance Low	$I_{OUT} = 10\text{ mA}$ ⁽¹⁾		1.4	2.5	Ω
I_{SOURCE}	Peak Source Current	$OUT = V_{CC}/2$, 200ns pulsed current		3		A
I_{SINK}	Peak Sink Current	$OUT = V_{CC}/2$, 200ns pulsed current		7		A
LATCHUP PROTECTION						
	AEC-Q100, METHOD 004	$T_J = 150^\circ\text{C}$		500		mA

(1) The output resistance specification applies to the MOS device only. The total output current capability is the sum of the MOS and Bipolar devices.

6.6 Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
td1	Propagation Delay Time Low to High, IN/ INB rising (IN to OUT)	$C_{LOAD} = 2\text{ nF}$, see Figure 11 and Figure 12		25	40	ns
td2	Propagation Delay Time High to Low, IN / INB falling (IN to OUT)	$C_{LOAD} = 2\text{ nF}$, see Figure 11 and Figure 12		25	40	ns
tr	Rise time	$C_{LOAD} = 2\text{ nF}$, see Figure 11 and Figure 12		14		ns
tf	Fall time	$C_{LOAD} = 2\text{ nF}$, see Figure 11 and Figure 12		12		ns

6.7 Typical Characteristics




Figure 1. Supply Current vs Frequency




Figure 2. Supply Current vs Capacitive Load




Figure 3. Rise and Fall Time vs Supply Voltage




Figure 4. Rise and Fall Time vs Temperature




Figure 5. Rise and Fall Time vs Capacitive Load




Figure 6. Delay Time vs Supply Voltage

Typical Characteristics (continued)




Figure 7. Delay Time vs Temperature




Figure 8. $R_{DS(on)}$ vs Supply Voltage




Figure 9. UVLO Thresholds and Hysteresis vs Temperature





Figure 10. Peak Current vs Supply Voltage

7 Detailed Description

7.1 Overview

The SM74101 is a high speed, high peak current (7A) single channel MOSFET driver. The high peak output current of the SM74101 will switch power MOSFET's on and off with short rise and fall times, thereby reducing switching losses considerably. The SM74101 includes both inverting and non-inverting inputs that give the user flexibility to drive the MOSFET with either active low or active high logic signals. The driver output stage consists of a compound structure with MOS and bipolar transistor operating in parallel to optimize current capability over a wide output voltage and operating temperature range. The bipolar device provides high peak current at the critical Miller plateau region of the MOSFET V_{GS} , while the MOS device provides rail-to-rail output swing. The totem pole output drives the MOSFET gate between the gate drive supply voltage V_{CC} and the power ground potential at the V_{EE} pin.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Detailed Operating Description

The control inputs of the driver are high impedance CMOS buffers with TTL compatible threshold voltages. The negative supply of the input buffer is connected to the input ground pin IN_REF . An internal level shifting circuit connects the logic input buffers to the totem pole output drivers. The level shift circuit and the separate input/output ground pins provide the option of single supply or split supply configurations. When driving the MOSFET gate from a single positive supply, the IN_REF and V_{EE} pins are both connected to the power ground.

The isolated input and output stage grounds provide the capability to drive the MOSFET to a negative V_{GS} voltage for a more robust and reliable off state. In split supply configuration, the IN_REF pin is connected to the ground of the controller which drives the SM74101 inputs. The V_{EE} pin is connected to a negative bias supply that can range from the IN_REF potential to as low as 14 V below the V_{CC} gate drive supply. For reliable operation, the maximum voltage difference between V_{CC} and IN_REF or between V_{CC} and V_{EE} is 14V.

The minimum recommended operating voltage between V_{CC} and IN_REF is 3.5V. An Under Voltage Lock Out (UVLO) circuit is included in the SM74101 which senses the voltage difference between V_{CC} and the input ground pin, IN_REF . When the V_{CC} to IN_REF voltage difference falls below 2.8V the driver is disabled and the output pin is held in the low state. The UVLO hysteresis prevents chattering during brown-out conditions; the driver will resume normal operation when the V_{CC} to IN_REF differential voltage exceeds 3.0V.

7.4 Device Functional Modes

7.4.1 Inverting Mode of Operation

During the inverting mode of operation, INB is used as the control input and the polarity of OUT is reversed with respect to INB. A timing diagram of this mode is shown in Figure 11. The IN pin is not used in this mode of operation and should be pulled up to VCC.




Figure 11. Inverting

7.4.2 Non-inverting Mode of Operation

During the non-inverting mode of operation, IN is used as the control input and the polarity of OUT is the same with respect to IN. A timing diagram of this mode is shown in Figure 12. The INB pin is not used in this mode of operation and should be connected to IN_REF.




Figure 12. Non-Inverting

7.5 Thermal Considerations

The primary goal of the thermal management is to maintain the integrated circuit (IC) junction temperature (T_j) below a specified limit to ensure reliable long term operation. The maximum T_j of IC components should be estimated in worst case operating conditions. The junction temperature can be calculated based on the power dissipated on the IC and the junction to ambient thermal resistance θ_{JA} for the IC package in the application board and environment. The θ_{JA} is not a given constant for the package and depends on the PCB design and the operating environment.

7.5.1 Drive Power Requirement Calculations In SM74101

SM74101 is a single low side MOSFET driver capable of sourcing / sinking 3A / 7A peak currents for short intervals to drive a MOSFET without exceeding package power dissipation limits. High peak currents are required to switch the MOSFET gate very quickly for operation at high frequencies.




Figure 13.

The schematic above shows a conceptual diagram of the SM74101 output and MOSFET load. Q1 and Q2 are the switches within the gate driver. R_G is the gate resistance of the external MOSFET, and C_{in} is the equivalent gate capacitance of the MOSFET. The equivalent gate capacitance is a difficult parameter to measure as it is the combination of C_{gs} (gate to source capacitance) and C_{gd} (gate to drain capacitance). The C_{gd} is not a constant and varies with the drain voltage. The better way of quantifying gate capacitance is the gate charge Q_g in coulombs. Q_g combines the charge required by C_{gs} and C_{gd} for a given gate drive voltage V_{gate} . The gate resistance R_g is usually very small and losses in it can be neglected. The total power dissipated in the MOSFET driver due to gate charge is approximated by:

$$P_{DRIVER} = V_{GATE} \times Q_G \times F_{SW}$$

Where

- F_{SW} = switching frequency of the MOSFET. (1)

For example, consider the MOSFET MTD6N15 whose gate charge specified as 30 nC for $V_{GATE} = 12V$.

Therefore, the power dissipation in the driver due to charging and discharging of MOSFET gate capacitances at switching frequency of 300 kHz and V_{GATE} of 12V is equal to

$$P_{DRIVER} = 12V \times 30 \text{ nC} \times 300 \text{ kHz} = 0.108W. \quad (2)$$

In addition to the above gate charge power dissipation, - transient power is dissipated in the driver during output transitions. When either output of the SM74101 changes state, current will flow from V_{CC} to V_{EE} for a very brief interval of time through the output totem-pole N and P channel MOSFETs. The final component of power dissipation in the driver is the power associated with the quiescent bias current consumed by the driver input stage and Under-voltage lockout sections.

Characterization of the SM74101 provides accurate estimates of the transient and quiescent power dissipation components. At 300 kHz switching frequency and 30 nC load used in the example, the transient power will be 8 mW. The 1 mA nominal quiescent current and 12V V_{GATE} supply produce a 12 mW typical quiescent power.

Therefore the total power dissipation

Thermal Considerations (continued)

$$P_D = 0.118 + 0.008 + 0.012 = 0.138\text{W.} \quad (3)$$

We know that the junction temperature is given by

$$T_J = P_D \times \theta_{JA} + T_A \quad (4)$$

Or the rise in temperature is given by

$$T_{RISE} = T_J - T_A = P_D \times \theta_{JA} \quad (5)$$

For WSON-6 package, the integrated circuit die is attached to leadframe die pad which is soldered directly to the printed circuit board. This substantially decreases the junction to ambient thermal resistance (θ_{JA}). By providing suitable means of heat dispersion from the IC to the ambient through exposed copper pad, which can readily dissipate heat to the surroundings, θ_{JA} as low as 40°C / Watt is achievable with the package. The resulting Trise for the driver example above is thereby reduced to just 5.5 degrees.

Therefore T_{RISE} is equal to

$$T_{RISE} = 0.138 \times 40 = 5.5^\circ\text{C} \quad (6)$$

Typical Application (continued)

8.2.2 Detailed Design Procedure

See [Power Supply Recommendations](#), [Layout](#), and [Thermal Considerations](#) for key design considerations regarding the input supply, grounding, and thermal calculations specific to the SM74101.

8.2.3 Application Curve

The rise and fall times of the OUT signal will depend on the capacitance of the MOSFET gate. Therefore, an appropriate MOSFET should be selected to meet the switching speed and efficiency requirements of the system.




Figure 15. Rise and Fall Time vs Capacitive Load

9 Power Supply Recommendations

A Low ESR/ESL capacitor must be connected close to the IC and between the V_{CC} and V_{EE} pins to support high peak currents being drawn from V_{CC} during turn-on of the MOSFET. Also, if either channel is not being used, the respective input pin (IN or INB) should be connected to either V_{EE} or V_{CC} to avoid spurious output signals.

10 Layout

10.1 Layout Guidelines

Attention must be given to board layout when using the SM74101. Proper grounding is crucial. The driver needs a very low impedance path for current return to ground avoiding inductive loops. Two paths for returning current to ground are a) between SM74101 IN_REF pin and the ground of the circuit that controls the driver inputs and b) between SM74101 V_{EE} pin and the source of the power MOSFET being driven. Both paths should be as short as possible to reduce inductance and be as wide as possible to reduce resistance. These ground paths should be distinctly separate to avoid coupling between the high current paths (V_{CC} , V_{EE} , and OUT) and the logic signal paths (IN, INB, and IN_REF) of the SM74101. With rise and fall times in the range of 10 to 30 ns, care is required to minimize the lengths of current carrying conductors to reduce their inductance and EMI from the high di/dt transients generated when driving large capacitive loads.

10.2 Layout Example

Figure 16 shows an example layout for the SM74101 configured in the non-inverting mode of operation. In this mode, the INB pin is not used and is connected to IN_REF. Two low ESR/ESL capacitors, C1 and C2, are used for input decoupling purposes and are placed as close as possible to the IC.

The level shift circuit and the separate input/output ground pins provide the option of single supply or split supply configurations. When driving the MOSFET gate from a single positive supply, the control ground should be connected to the power ground in an area of the board where the least amount of noise will exist. Otherwise, when using a split supply configuration, the control ground and power ground paths should be distinctly separate to avoid noise coupling between the two paths.

Layout Example (continued)




Figure 16. SM74101 Layout Example

11 Device and Documentation Support

11.1 Trademarks

All trademarks are the property of their respective owners.

11.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.3 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
SM74101SD/NOPB	Active	Production	WSO (NGG) 6	1000 SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	L264B
SM74101SD/NOPB.A	Active	Production	WSO (NGG) 6	1000 SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	L264B
SM74101SD/NOPB.B	Active	Production	WSO (NGG) 6	1000 SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	L264B
SM74101SDX/NOPB	Active	Production	WSO (NGG) 6	4500 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	L264B
SM74101SDX/NOPB.A	Active	Production	WSO (NGG) 6	4500 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	L264B
SM74101SDX/NOPB.B	Active	Production	WSO (NGG) 6	4500 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	L264B

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SM74101SD/NOPB	WSO	NGG	6	1000	177.8	12.4	3.3	3.3	1.0	8.0	12.0	Q1
SM74101SDX/NOPB	WSO	NGG	6	4500	330.0	12.4	3.3	3.3	1.0	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS






*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SM74101SD/NOPB	WSO	NGG	6	1000	208.0	191.0	35.0
SM74101SDX/NOPB	WSO	NGG	6	4500	367.0	367.0	35.0



DIMENSIONS ARE IN MILLIMETERS
DIMENSION IN () FOR REFERENCE ONLY

RECOMMENDED LAND PATTERN



SDE06A (Rev A)

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2025, Texas Instruments Incorporated