

REF54 0.8ppm/°C Maximum Drift, 0.11ppm_{p-p} 1/f Noise, 380μA Current, Precision **Voltage Reference**


1 Features

- Low temperature drift coefficient:
 - 0.8ppm/°C maximum (C grade, 0°C to 70°C)
 - 1.5ppm/°C maximum (Q grade, -40°C to 125°C)
- Low noise (0.1Hz to 10Hz):
 - 0.11ppm_{p-p} with $C_{NR} = 100 \mu F$
 - 0.45ppm_{p-p} with C_{NR} = Open
- High accuracy: ±0.02% maximum
- Low guiescent current: 380µA maximum
- Low long-term stability (1khr): 25ppm, SOIC
- Low long-term stability (1khr): 3ppm, Ceramic
- Designed for a wide range of applications:
 - Wide input voltage up to 18V
 - Output current: ±10mA
 - Voltage options: 2.5V, 3V, 4.096V, 4.5V, 5V
- Fit for all design requirement:
 - Stable with 1µF to 100µF output low-ESR capacitor
 - High PSRR: 100dB at 1kHz
 - Operating temperature range: -40°C to +125°C
 - Pin-to-pin to REF50xx family when TEMP pin is not used

2 Applications

- Semiconductor test equipment
- Precision data acquisition systems
- Precision weight scales
- Ultrasound scanner
- X-ray systems
- Industrial instrumentation
- PLC analog I/O modules
- Field transmitters
- Power monitoring
- Battery management system

Basic Connection Diagram



Basic Connection Diagram

3 Description

The REF54 is a family of high precision, low-drift, low current consumption series voltage reference devices. The REF54 family offers low temperature drift coefficient (0.8ppm/°C), low noise (0.11ppm_{p-p}) and high accuracy (±0.02%) while consuming 380µA current. The REF54 with low long-term drift (3ppm LCCC; 25ppm SOIC), excellent load and line regulation helps meet strict performance requirements of high precision applications. The device family is designed as a companion device for high-resolution data converters such as ADS8900B, ADS127L11, ADS1285 and DAC11001B.


The REF54 family supports wide supply voltage rating of 18V. The REF54 device supports up to 10mA load current.

The REF54 is specified for the two temperature ranges, C grade is specified for 0°C to 70°C and Q grade is specified for -40°C to +125°C. The wide temperature range enables operation across various industrial applications.

Package Information

PART NAME	PACKAGE (1)	PACKAGE SIZE(3)					
REF54	SOIC (8)	4.9mm × 6mm					
REF54	VSSOP (8) (2)	3mm × 4.9mm					
REF54	LCCC (8) (2)	5.00mm × 5.00mm					

- For all available packages, see the orderable addendum at the end of the data sheet.
- Preview package.
- The package size (length × width) is a nominal value and (3) includes pins, where applicable.



Output Voltage vs Free-Air-Temperature



Table of Contents

1 Features	7.5 Solder Heat Shift	23
2 Applications 1	7.6 Power Dissipation	
3 Description1	8 Detailed Description	
4 Device Comparison Table3	8.1 Overview	
5 Pin Configuration and Functions4	8.2 Functional Block Diagram	
6 Specifications5	8.3 Feature Description	
6.1 Absolute Maximum Ratings5	9 Application and Implementation	
6.2 ESD Ratings5	9.1 Application Information	
6.3 Recommended Operating Conditions5	9.2 Typical Applications	
6.4 Thermal Information5	9.3 Power Supply Recommendation	30
6.5 Electrical Characteristics REF542506	9.4 Layout	31
6.6 Electrical Characteristics REF543008	10 Device and Documentation Support	
6.7 Electrical Characteristics REF5441010	10.1 Documentation Support	32
6.8 Electrical Characteristics REF5445012	10.2 Receiving Notification of Documentation Updates	32
6.9 Electrical Characteristics REF5450013	10.3 Support Resources	32
6.10 Typical Characteristics15	10.4 Trademarks	32
7 Parameter Measurement Information19	10.5 Electrostatic Discharge Caution	32
7.1 Temperature Drift19	10.6 Glossary	
7.2 Long-Term Stability19	11 Revision History	. 32
7.3 Noise Performance20	12 Mechanical, Packaging, and Orderable	
7.4 Thermal Hysteresis23	Information	. 33



4 Device Comparison Table

	PRODUCT			SPECIFIED
SOIC (8)	VSSOP (8) (2)	LCCC (8) (2)	V _{REF}	TEMPERATURE RANGE
REF54250QDR (2)	REF54250QDGKR	NA	2.5V	-40°C to 125°C
REF54250CDR (1)	REF54250CDGKR	REF54250CFKHT	2.5V	0°C to 70°C
REF54300QDR (2)	REF54300QDGKR	NA	3.0V	-40°C to 125°C
REF54300CDR (2)	REF54300CDGKR	NA	3.0V	0°C to 70°C
REF54410QDR (2)	REF54410QDGKR	NA	4.096V	-40°C to 125°C
REF54410CDR (1)	REF54410CDGKR	REF54410CFKHT	4.096V	0°C to 70°C
REF54450QDR (2)	REF54450QDGKR	NA	4.5V	-40°C to 125°C
REF54500QDR (2)	REF54500QDGKR	NA	5.0V	-40°C to 125°C
REF54500CDR (1)	REF54500CDGKR	REF54500CFKHT	5.0V	0°C to 70°C

⁽¹⁾ This orderable is released to market.

⁽²⁾ Product preview. Contact local TI support for samples.



5 Pin Configuration and Functions




Table 5-1. Pin Functions

	PIN		TVDE	DEGODIDATION
NAME	D	FKH	TYPE	DESCRIPTION
EN	1		Input	Device enable control. Low level input disables the reference output and device enters shutdown mode. Device can be enabled by driving voltage > 1.6V or leaving the EN pin floating. See section Section 8.3.1 for additional details.
VIN	2	2	Power	Input supply voltage connection. Connect a minimum 0.1µF decoupling capacitor to ground for the best performance. See section Section 9.3 for additional details.
NIC	3		No Connect	Not internally connected. Pin can be left floating or to a known potential.
GND_F		3	Ground	Gorund connection
GND	4		Ground	Ground connection.
GND_S		4	Ground	Ground sense connection.
NR	5	1	Output	Noise reduction pin. Connect a decoupling capacitor to ground for improved noise performance. The pin can be left floating. See section Section 8.3.2 for additional details.
NC		5,8	NC	Connect this pin to Ground or leave floating.
VREF	6		Output	Reference voltage output. Connect a capacitor between 1µF to 100µF to ground for best performance.
VREF_S		6	Output	Reference voltage output sense connection.
VREF_F		7	Output	Reference voltage output force connection. Connect a output capacitor between 1µF to 100µF for the best performance.
DNC	7, 8		Do not Connect	Leave the pin floating or connect to ground

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
Input voltage	VIN	-0.3	20	V
Enable voltage	EN	-0.3	VIN	V
Output voltage	V _{REF}	-0.3	VIN	V
Output short circuit current	Isc		25	mA
Operating temperature range	T _A	-55	150	°C
Storage temperature range	T _{stg}	-65	170	°C

⁽¹⁾ Stresses above these ratings can cause permanent damage. Exposure to absolute maximum conditions for extended periods can degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied. These are stress ratings only and functional operation of the device at these or any other conditions beyond those specified in the Electrical Characteristics Table is not implied.

6.2 ESD Ratings

			VALUE	UNIT
V	(_(ESD) Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	± 1000	V
V(ESD)		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	± 500	V

- (1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V _{IN}	Input voltage	V _{REF} + V _{DO} ⁽¹⁾		18	V
EN	Enable voltage	0		V _{IN}	V
NR	Noise reduction	0		6	V
IL	Output current	-10		10	mA
T _A	Operating ambient temperature	-40	25	125	°C

⁽¹⁾ $V_{DO} = Dropout voltage$.

6.4 Thermal Information

THERMAL METRIC(1)		RE	REF54			
		FKH (LCCC)	D (SOIC)	UNIT		
		8 PINS	8 PINS			
R _{θJA}	Junction-to-ambient thermal resistance	86.7	120.4	°C/W		
R _{0JC(top)}	Junction-to-case (top) thermal resistance	50.4	52	°C/W		
R _{θJB}	Junction-to-board thermal resistance	49	66	°C/W		
Ψ_{JT}	Junction-to-top characterization parameter	39.8	9.8	°C/W		
Ψ_{JB}	Junction-to-board characterization parameter	15.8	64.7	°C/W		
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W		

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



6.5 Electrical Characteristics REF54250

Typical specifications at T_A = 25°C, min-max specifications verified across temperature range, I_L = 0mA, C_{IN} = 0.1 μ F, C_{REF} = 10 μ F, C_{NR} = Open, V_{IN} = V_{REF} + V_{DO} , unless otherwise noted

	PARAMETER	TEST CONDITION	MIN TYP	MAX	UNIT
ACCURAC	Y AND DRIFT				
	Output voltage accuracy	T _A = 25°C	-0.02	0.02	%
	0 / / //	Q grade; -40° C $\leq T_{A} \leq 125^{\circ}$ C ⁽¹⁾		1.5	
	Output voltage temperature coefficient	Ceramic (FKH) package; 0°C ≤ T _A ≤ 70°C ⁽¹⁾		0.5	ppm/°C
		C grade; 0°C ≤ T _A ≤ 70°C		0.8	
LINE AND I	OAD REGULATION				
$\Delta V_R / \Delta V_{IN}$	Line regulation	$V_{REF} + V_{DO} \le V_{IN} \le 18V, 0^{\circ}C \le T_{A} \le 70^{\circ}C$	1	3	ppm/V
ZVR/ZVIN	Line regulation	$V_{REF} + V_{DO} \le V_{IN} \le 18V, -40^{\circ}C \le T_{A} \le 125^{\circ}C^{(1)}$	1	3	ppiii/v
		I_L = 0mA to 10mA, V_{IN} = V_{REF} + V_{DO} , 0°C \leq $T_A \leq$ 70°C	5	20	
$\Delta V_R / \Delta I_L$	Lood regulation	I_L = 0mA to 10mA, V_{IN} = V_{REF} + V_{DO} , -40° C \leq $T_A \leq 125^{\circ}$ C $^{(1)}$	5	30	n n m /m A
	Load regulation	I_L = 0mA to -10mA, V_{IN} = V_{REF} + V_{DO} , 0°C \leq $T_A \leq$ 70°C	5	15	ppm/mA
		$I_L = 0$ mA to -10 mA, $V_{IN} = V_{REF} + V_{DO}$, -40 °C $\leq T_A \leq 125$ °C $^{(1)}$	5	25	
NOISE	1		,	I	
		f = 0.1Hz to 10Hz	0.45		
e _{np-p}	Low frequency noise	$f = 0.1$ Hz to 10Hz, $C_{NR} = 10\mu F$	0.24		ppm _{p-p}
		$f = 0.1$ Hz to 10Hz, $C_{NR} = 100\mu F$	0.11		
e _n	Output voltage noise	f = 10Hz to 1kHz	0.7		ppm _{rms}
e _n	Output voltage noise	f = 10Hz to 1kHz , C_{NR} = 1 μ F	0.16		ppm _{rms}
R _{NR}	NR pin internal resistance		14		kΩ
HYSTERES	IS AND LONG-TERM ST	ABILITY			
		250h T _A = 35°C	14		
A	Long-term stability -	1000h T _A = 35°C	25		
ΔV _{REF_LTD}	SOIČ (D) package	2000h T _A = 35°C	32		ppm
		4500h T _A = 35°C	46		
		250h T _A = 35°C	2		
***	Long-term stability	1000h T _A = 35°C	3		
∆V _{REF_LTD}	- Ceramic (FKH) package ⁽¹⁾	2000h T _A = 35°C	4		ppm
		4500h T _A = 35°C	4		
	Output voltage	25°C, 0°C, 70°C, 25°C (cycle 1)	15		
ΔV _{REF_HYS}	hysteresis - SOIC (D) package	25°C, 0°C, 70°C, 25°C (cycle 2)	0.8		ppm
	Output voltage	25°C, 0°C, 70°C, 25°C (cycle 1)	5		
ΔV _{REF_HYS}	hysteresis - Ceramic (FKH) package ⁽¹⁾	25°C, 0°C, 70°C, 25°C (cycle 2)	0.5		ppm
TURN ON 1	IME				
t _{ON}	Turn-on time	0.1% settling, C _{REF} = 1μF	0.4		ms
CAPACITIV	E LOAD				
C _{IN}	Stable input capacitor range	-40°C ≤ T _A ≤ 125°C	0.1		μF
C _{REF}	Stable output capacitor range (2)	-40°C ≤ T _A ≤ 125°C	1	100	μF

6.5 Electrical Characteristics REF54250 (continued)

Typical specifications at T_A = 25°C, min-max specifications verified across temperature range, I_L = 0mA, C_{IN} = 0.1 μ F, C_{REF} = 10 μ F, C_{NR} = Open, V_{IN} = V_{REF} + V_{DO} , unless otherwise noted

	PARAMETER	TEST (CONDITION	MIN	TYP	MAX	UNIT
POWER	SUPPLY					<u> </u>	
V _{IN}	Input voltage			V _{REF} + V _{DO}		18	V
		T _A = 25°C	A stirre was de		260		μA
	Ouissant surrent	–40°C ≤ T _A ≤ 125°C	Active mode			380	μA
IQ	Quiescent current	T _A = 25°C	Chutdown made		0.5	1	uA
		–40°C ≤ T _A ≤ 125°C	Shutdown mode			2	uA
\ /	Emphilo min voltana	Active mode (EN=1)	•	1.6			V
V _{EN}	Enable pin voltage	Shutdown mode (EN=	0)			0.5	V
	Enable nin sument	V _{IN} = V _{EN} = 18V			0.5		uA
I _{EN}	Enable pin current	$V_{IN} = V_{EN} = 18V, -40^{\circ}C$	V _{IN} = V _{EN} = 18V, -40°C ≤ T _A ≤ 125°C			1.5	uA
.,	Duan aut walta na	I _L = 5mA, -40°C ≤ T _A ≤	I _L = 5mA, -40°C ≤ T _A ≤ 125°C			250	mV
V_{DO}	Dropout voltage	I _L = 10mA, –40°C ≤ T _A	≤ 125°C			400	mV
I _{sc}	Short circuit current	V _{REF} = 0V			21		mA

⁽¹⁾ Preview specification. Subject to change at production release.

⁽²⁾ ESR for the capacitor can range from $10m\Omega$ to 1Ω .



6.6 Electrical Characteristics REF54300

Typical specifications at T_A = 25°C, min-max specifications verified across temperature range, I_L = 0mA, C_{IN} = 0.1 μ F, C_{REF} = 10 μ F, C_{NR} = Open, V_{IN} = V_{REF} + V_{DO} , unless otherwise noted (1)

	PARAMETER	TEST CO	ONDITION	MIN	TYP	MAX	UNIT
ACCURAC	Y AND DRIFT						
	Output voltage accuracy	T _A = 25°C		-0.02		0.02	%
	Output voltage	Q grade; –40°C ≤ T _A ≤ 1	25°C			1.5	nnm/°C
	temperature coefficient	C grade; 0°C ≤ T _A ≤ 70°0	C			0.8	ppm/°C
LINE AND I	LOAD REGULATION			1		'	
A)/ / A)/	Line ve suitetieve	$V_{REF} + V_{DO} \le V_{IN} \le 18V$	0°C ≤ T _A ≤ 70°C		1	2	A /
$\Delta v_R / \Delta v_{IN}$	Line regulation	$V_{REF} + V_{DO} \le V_{IN} \le 18V$	–40°C ≤ T _A ≤ 125°C		1	3	ppm/V
		I_L = 0mA to 10mA, V_{IN} = $T_A \le 125$ °C	V _{REF} + V _{DO} , −40°C ≤		5	30	
A\/ / AI	Lood regulation	I _L = 0mA to 10mA, V _{IN} = 70°C	$V_{REF} + V_{DO}, 0^{\circ}C \le T_{A} \le$		5	20	n n m /m A
$\Delta V_R / \Delta I_L$	Load regulation	I_L = 0mA to -10mA, V_{IN} = $T_A \le 125$ °C	= V _{REF} + V _{DO} , –40°C ≤		5	25	ppm/mA
		I_L = 0mA to -10mA, V_{IN} = 70°C	$=$ $V_{REF} + V_{DO}$, $0^{\circ}C \le T_{A} \le$		5	15	
NOISE						'	
•	Low fraguency naise	f = 0.1Hz to 10Hz			0.45		nnm
e _{np-p}	Low frequency noise	$f = 0.1$ Hz to 10Hz, , C_{NR}	= 100µF		0.1		ppm _{p-p}
e _n	Output voltage noise	f = 10Hz to 1kHz			0.7		ppm _{rms}
HYSTERES	IS AND LONG-TERM ST	ABILITY				<u> </u>	
A) /	Long-term stability	250h T _A = 35°C			14		
ΔV_{REF_LTD}		1000h T _A = 35°C			35		ppm
ΔV _{REF_HYS}	Output voltage hysteresis	25°C, 0°C, 70°C, 25°C (0	cycle 1)		15		ppm
ΔV _{REF_HYS}	Output voltage hysteresis	25°C, 0°C, 70°C, 25°C (0	cycle 2)		0.8		ppm
TURN ON T	IME						
t _{ON}	Turn-on time	0.1% settling, C _{REF} = 1μ	F		0.44		ms
CAPACITIV	E LOAD					'	
C _{IN}	Stable input capacitor range	–40°C ≤ T _A ≤ 125°C		0.1			μF
C _{REF}	Stable output capacitor range (2)	–40°C ≤ T _A ≤ 125°C		1		100	μF
POWER SU	IPPLY					•	
V _{IN}	Input voltage			V _{REF} + V _{DO}		18	V
		T _A = 25°C	A -45		260		μA
		–40°C ≤ T _A ≤ 125°C	Active mode			380	μA
IQ	Quiescent current	T _A = 25°C	Object description of a		0.5		uA
		–40°C ≤ T _A ≤ 125°C	Shutdown mode			1.5	uA
. ,		Active mode (EN=1)		1.6			V
V_{EN}	Enable pin voltage	Shutdown mode (EN=0)				0.5	V
	F 11	V _{IN} = V _{EN} = 18V			0.25	0.7	uA
I _{EN}	Enable pin current	V _{IN} = V _{EN} = 18V, -40°C :	≤ T _A ≤ 125°C			1.2	uA
.,		I _L = 5mA, –40°C ≤ T _A ≤ 1	25°C			250	mV
V_{DO}	Dropout voltage	$I_L = 10\text{mA}, -40^{\circ}\text{C} \le T_A \le 125^{\circ}\text{C}$				400	mV

6.6 Electrical Characteristics REF54300 (continued)

Typical specifications at T_A = 25°C, min-max specifications verified across temperature range, I_L = 0mA, C_{IN} = 0.1 μ F, C_{REF} = 10 μ F, C_{NR} = Open, V_{IN} = V_{REF} + V_{DO} , unless otherwise noted (1)

	PARAMETER TEST CONDITION		MIN	TYP	MAX	UNIT
I _{SC}	Short circuit current	V _{REF} = 0V		21		mA

⁽¹⁾ REF54300 device is in preview state. All specifications are preliminary and subject to change before production release.

⁽²⁾ ESR for the capacitor can range from $10m\Omega$ to 1Ω .



6.7 Electrical Characteristics REF54410

Typical specifications at T_A = 25°C, min-max specifications verified across temperature range, I_L = 0mA, C_{IN} = 0.1 μ F, C_{REF} = 10 μ F, C_{NR} = Open, V_{IN} = V_{REF} + V_{DO} , unless otherwise noted

1	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
ACCURAC'	Y AND DRIFT					
	Output voltage accuracy	T _A = 25°C	-0.02		0.02	%
	Q grade; $-40^{\circ}\text{C} \le T_{A} \le 125^{\circ}\text{C}^{(1)}$ Output voltage Ceramic (FKH) package: $0^{\circ}\text{C} \le T_{A} \le 70^{\circ}\text{C}^{(1)}$			1.5		
	Output voltage temperature coefficient	Ceramic (FKH) package; 0°C ≤ T _A ≤ 70°C ⁽¹⁾			0.5	ppm/°C
	tomperatare occinoione	C grade; 0°C ≤ T _A ≤ 70°C		1		
LINE AND I	OAD REGULATION					
^\/ / ^\/	Line regulation	$V_{REF} + V_{DO} \le V_{IN} \le 18V, 0^{\circ}C \le T_{A} \le 70^{\circ}C$		1	2	nnm//
$\Delta V_R / \Delta V_{IN}$	Line regulation	$V_{REF} + V_{DO} \le V_{IN} \le 18V, -40^{\circ}C \le T_{A} \le 125^{\circ}C^{(1)}$		1	3	ppm/V
		I_L = 0mA to 10mA, V_{IN} = V_{REF} + V_{DO} , 0°C \leq $T_A \leq$ 70°C		5	20	
A\/ / AI	Load regulation	I_L = 0mA to 10mA, V_{IN} = V_{REF} + V_{DO} , -40°C \leq $T_A \leq 125$ °C ⁽¹⁾		5	30	n n m /m A
$\Delta V_R / \Delta I_L$	Load regulation	I_L = 0mA to -10mA, V_{IN} = V_{REF} + V_{DO} , 0°C \leq $T_A \leq$ 70°C		5	15	ppm/mA
		$I_L = 0$ mA to -10 mA, $V_{IN} = V_{REF} + V_{DO}$, -40 °C $\leq T_A \leq 125$ °C $^{(1)}$		5	25	
NOISE						
		f = 0.1Hz to 10Hz		0.45		
e _{np-p}	Low frequency noise	$f = 0.1$ Hz to 10Hz, $C_{NR} = 10\mu F$		0.2		ppm _{p-p}
		$f = 0.1$ Hz to 10Hz, $C_{NR} = 100\mu F$		0.09		
	Output voltage noise	f = 10Hz to 1kHz		0.7		nnm
e _n	Output voltage noise	f = 10Hz to 1kHz, C_{NR} = 1 μ F		0.15		ppm _{rms}
R _{NR}	NR pin internal resistance			14		kΩ
HYSTERES	IS AND LONG-TERM ST	ABILITY				
		250h T _A = 35°C		14		
۸۱/	Long-term stability -	1000h T _A = 35°C		25		ppm
ΔV_{REF_LTD}	SOIC (D) package	2000h T _A = 35°C		32		
		4500h T _A = 35°C		46		ppm
		250h T _A = 35°C		2		
۸۱/	Long-term stability - Ceramic (FKH)	1000h T _A = 35°C		3		nnm
ΔV_{REF_LTD}	package ⁽¹⁾	2000h T _A = 35°C		4		ppm
		4500h T _A = 35°C		4		
	Output voltage	25°C, 0°C, 70°C, 25°C (cycle 1)		35		ppm
∆V _{REF_HYS}	hysteresis -SOIC (D) package	25°C, 0°C, 70°C, 25°C (cycle 2)		35		ppm
TURN ON 1	IME					
t _{ON}	Turn-on time	0.1% settling, C _{REF} = 1μF		0.6		ms
CAPACITIV	E LOAD					
C _{IN}	Stable input capacitor range	-40°C ≤ T _A ≤ 125°C	0.1			μF
C _{REF}	Stable output capacitor range (2)	-40°C ≤ T _A ≤ 125°C	1		100	μF
POWER SU	IPPLY					
V _{IN}	Input voltage		V _{REF} + V _{DO}		18	V

6.7 Electrical Characteristics REF54410 (continued)

Typical specifications at T_A = 25°C, min-max specifications verified across temperature range, I_L = 0mA, C_{IN} = 0.1 μ F, C_{REF} = 10 μ F, C_{NR} = Open, V_{IN} = V_{REF} + V_{DO} , unless otherwise noted

	PARAMETER	TEST (ST CONDITION MIN T		TYP	MAX	UNIT
IQ		T _A = 25°C	Active mode		300		μA
	0	–40°C ≤ T _A ≤ 125°C	Active mode			450	μΑ
	Quiescent current	T _A = 25°C	Chutdania		0.5		uA
		–40°C ≤ T _A ≤ 125°C	Shutdown mode			1	uA
V Fachlania astron		Active mode (EN=1)		1.6			V
V _{EN}	Enable pin voltage	Shutdown mode (EN=	0)			0.5	V
	Enable nin eurrent	V _{IN} = V _{EN} = 18V	V _{IN} = V _{EN} = 18V		0.25	0.7	uA
I _{EN}	Enable pin current	$V_{IN} = V_{EN} = 18V, -40^{\circ}C$	C ≤ T _A ≤ 125°C			1.2	uA
\/	Dronout voltage	$I_L = 5\text{mA}, -40^{\circ}\text{C} \le T_A \le$	I _L = 5mA, –40°C ≤ T _A ≤ 125°C			250	mV
V_{DO}	Dropout voltage	I _L = 10mA, –40°C ≤ T _A	I _L = 10mA, –40°C ≤ T _A ≤ 125°C			400	mV
I _{SC}	Short circuit current	V _{REF} = 0V			21		mA

⁽¹⁾ Preview specification. Subject to change at production release.

⁽²⁾ ESR for the capacitor can range from $10m\Omega$ to 1Ω .



6.8 Electrical Characteristics REF54450

Typical specifications at T_A = 25°C, min-max specifications verified across temperature range, I_L = 0mA, C_{IN} = 0.1 μ F, C_{REF} = 10 μ F, C_{NR} = Open, V_{IN} = V_{REF} + V_{DO} , unless otherwise noted ⁽¹⁾

	PARAMETER	TEST CO	ONDITION	MIN	TYP	MAX	UNIT
ACCURAC	Y AND DRIFT						
	Output voltage accuracy	T _A = 25°C		-0.02		0.02	%
	Output voltage temperature coefficient	Q grade; –40°C ≤ T _A ≤ 1	125°C			1.5	ppm/°C
LINE AND	LOAD REGULATION						
		$V_{REF} + V_{DO} \le V_{IN} \le 10V$			4	30	
$\Delta V_R / \Delta V_{IN}$	Line regulation	$V_{REF} + V_{DO} \le V_{IN} \le 18V$, –40°C ≤ T _A ≤ 125°C		1	10	ppm/V
		$I_L = 0$ mA to 10mA, $V_{IN} = T_A \le 125$ °C	= 0mA to 10mA, $V_{IN} = V_{REF} + V_{DO}$, -40 °C \leq			30	
$\Delta V_R / \Delta I_L$	Load regulation	$I_L = 0$ mA to -10 mA, V_{IN} $T_A \le 125$ °C	= V _{REF} + V _{DO} , −40°C ≤		5	40	ppm/mA
NOISE							
		f = 0.1Hz to 10Hz			0.45		
e _{np-p}	Low frequency noise	$f = 0.1$ Hz to 10Hz, , C_{NF}	_R = 100µF		0.08		ppm _{p-p}
e _n	Output voltage noise	f = 10Hz to 1kHz			0.7		ppm _{rms}
HYSTERES	IS AND LONG-TERM ST	ABILITY					
		250h T _A = 35°C		14			
ΔV_{REF_LTD}	Long-term stability	1000h T _A = 35°C			25		ppm
	Output voltage	25°C, 0°C, 70°C, 25°C ((cycle 1)		15		
hysteresis		25°C, 0°C, 70°C, 25°C ((cycle 2)		0.8		ppm
TURN ON 1	IME						
t _{ON}	Turn-on time	0.1% settling, C _{REF} = 1µ	ıF		0.63		ms
CAPACITIV	E LOAD					I.	
C _{IN}	Stable input capacitor range	-40°C ≤ T _A ≤ 125°C		0.1			μF
C _{REF}	Stable output capacitor range (2)	-40°C ≤ T _A ≤ 125°C		1		100	μF
POWER SU	IPPLY						
V _{IN}	Input voltage			V _{REF} + V _{DO}		18	V
		T _A = 25°C	A ativa mada		260	310	μA
	0	-40°C ≤ T _A ≤ 125°C	Active mode			420	μA
l _Q	Quiescent current	T _A = 25°C	Charles and a		0.25	0.7	uA
		-40°C ≤ T _A ≤ 125°C	Shutdown mode			1	uA
	En abla nin ankana	Active mode (EN=1)		1.6			V
V_{EN}	Enable pin voltage	Shutdown mode (EN=0)				0.5	V
	Enable nin comment	V _{IN} = V _{EN} = 18V			0.25	0.7	uA
I _{EN}	Enable pin current	V _{IN} = V _{EN} = 18V, -40°C			1.2	uA	
	Daniel	$I_L = 5\text{mA}, -40^{\circ}\text{C} \le T_A \le 10^{\circ}$	125°C			250	mV
V_{DO}	Dropout voltage	I _L = 10mA, –40°C ≤ T _A ≤	≤ 125°C			400	mV
I _{sc}	Short circuit current	V _{REF} = 0V			21		mA

⁽¹⁾ REF54450 device is in preview state. All specifications are preliminary and subject to change before production release.

⁽²⁾ ESR for the capacitor can range from $10m\Omega$ to 1Ω .



6.9 Electrical Characteristics REF54500

Typical specifications at T_A = 25°C, min-max specifications verified across temperature range, I_L = 0mA, C_{IN} = 0.1 μ F, C_{REF} = 10 μ F, C_{NR} = Open, V_{IN} = V_{REF} + V_{DO} , unless otherwise noted

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT			
ACCURAC	Y AND DRIFT								
	Output voltage accuracy	T _A = 25°C	-0.02		0.02	%			
	_	Q grade; –40°C ≤ T _A ≤ 125°C ⁽¹⁾			1.5				
	Output voltage temperature coefficient	Ceramic (FKH) package; 0°C ≤ T _A ≤ 70°C ⁽¹⁾			0.5	ppm/°C			
	tomperature decinionic	C grade; 0°C ≤ T _A ≤ 70°C	C grade; 0°C ≤ T _A ≤ 70°C						
LINE AND I	OAD REGULATION								
ΔVR / ΔV _{IN}	Line regulation	$V_{REF} + V_{DO} \le V_{IN} \le 10V$		4	30	ppm/V			
A\/ / A\/	Line regulation	$V_{REF} + V_{DO} \le V_{IN} \le 18V, 0^{\circ}C \le T_{A} \le 70^{\circ}C$		1	5	nnm //			
ΔVR/ΔVIN	Line regulation	$V_{REF} + V_{DO} \le V_{IN} \le 18V, -40^{\circ}C \le T_{A} \le 125^{\circ}C^{(1)}$		1	10	ppm/V			
		I_L = 0mA to 10mA, V_{IN} = V_{REF} + V_{DO} , -40°C \leq $T_A \leq$ 125°C $^{(1)}$		5	30				
A\/ / AI	Load regulation	I_L = 0mA to 10mA, V_{IN} = V_{REF} + V_{DO} , 0°C \leq $T_A \leq$ 70°C		5	20	n n m /m A			
$\Delta V_R / \Delta I_L$	Load regulation	$I_L = 0mA \text{ to } -10mA, V_{IN} = V_{REF} + V_{DO}, -40^{\circ}C \le T_A \le 125^{\circ}C$ (1)		5	40	ppm/mA			
		I_L = 0mA to -10mA, V_{IN} = V_{REF} + V_{DO} , 0°C \leq $T_A \leq$ 70°C		5	25				
NOISE									
^	Low frequency noise	f = 0.1Hz to 10Hz		0.45		nnm			
e _{np-p}	Low frequency floise	$f = 0.1$ Hz to 10Hz, $C_{NR} = 100 \mu F$		0.08		ppm _{p-p}			
e _n	Output voltage noise	f = 10Hz to 1kHz		0.7		ppm_{rms}			
HYSTERES	IS AND LONG-TERM ST	ABILITY							
	Long-term stability - SOIC (D) package	250h T _A = 35°C		14					
ΔV _{REF_LTD}		1000h T _A = 35°C		25		ppm			
A V REF_LID		2000h T _A = 35°C		32		ррш			
		4500h T _A = 35°C		46					
		250h T _A = 35°C		2					
ΔV_{REF_LTD}	Long-term stability - Ceramic (FKH) package	1000h T _A = 35°C		3		ppm			
A V KEF_LID	(1)	2000h T _A = 35°C		4		ppiii			
		4500h T _A = 35°C		4					
A) /	Output voltage	25°C, 0°C, 70°C, 25°C (cycle 1)		18					
ΔV _{REF_HYS}	hysteresis - SOIC (D) package	25°C, 0°C, 70°C, 25°C (cycle 2)		0.8		ppm			
A) /	Output voltage	25°C, 0°C, 70°C, 25°C (cycle 1) – FKH package		5		ppm			
ΔV _{REF_HYS}	hysteresis - Ceramic (FKH) package ⁽¹⁾	25°C, 0°C, 70°C, 25°C (cycle 2) – FKH package		0.5		ppm			
TURN ON 1	IME								
t _{ON}	Turn-on time	0.1% settling, C _{REF} = 1μF		0.7		ms			
CAPACITIV	E LOAD								
C _{IN}	Stable input capacitor range	-40°C ≤ T _A ≤ 125°C	0.1			μF			
C _{REF}	Stable output capacitor range (2)	-40°C ≤ T _A ≤ 125°C	1		100	μF			
POWER SU	PPLY								
V _{IN}	Input voltage		V _{REF} + V _{DO}		18	V			



6.9 Electrical Characteristics REF54500 (continued)


Typical specifications at T_A = 25°C, min-max specifications verified across temperature range, I_L = 0mA, C_{IN} = 0.1 μ F, C_{REF} = 10 μ F, C_{NR} = Open, V_{IN} = V_{REF} + V_{DO} , unless otherwise noted

	PARAMETER	TEST (TEST CONDITION			MAX	UNIT
		T _A = 25°C	Active mode		300	380	μA
IQ	0	–40°C ≤ T _A ≤ 125°C	Active mode			430	μΑ
	Quiescent current	T _A = 25°C	Object description		0.25	0.7	uA
		–40°C ≤ T _A ≤ 125°C	Shutdown mode			1	uA
- II : "		Active mode (EN=1)		1.6			V
V_{EN}	Enable pin voltage	Shutdown mode (EN=	0)			0.5	V
	For this wise seement	V _{IN} = V _{EN} = 18V	V _{IN} = V _{EN} = 18V			0.7	uA
I _{EN}	Enable pin current	$V_{IN} = V_{EN} = 18V, -40^{\circ}C$	$V_{IN} = V_{EN} = 18V, -40^{\circ}C \le T_{A} \le 125^{\circ}C$			1.2	uA
V	Duenestational	I _L = 5mA, -40°C ≤ T _A ≤	$I_L = 5 \text{mA}, -40 ^{\circ}\text{C} \le T_A \le 125 ^{\circ}\text{C}$			250	mV
V_{DO}	Dropout voltage	I _L = 10mA, –40°C ≤ T _A	I _L = 10mA, –40°C ≤ T _A ≤ 125°C			400	mV
I _{SC}	Short circuit current	V _{REF} = 0V			21		mA

⁽¹⁾ Preview specification. Subject to change at production release.


⁽²⁾ ESR for the capacitor can range from $10m\Omega$ to 1Ω .

6.10 Typical Characteristics






6.10 Typical Characteristics (continued)




6.10 Typical Characteristics (continued)





6.10 Typical Characteristics (continued)



7 Parameter Measurement Information

7.1 Temperature Drift

The REF54 is designed and tested for a minimal output voltage temperature drift, which is defined as the change in output voltage over temperature. Every unit shipped is tested at multiple temperatures to make sure that the product meets data sheet specifications. The temperature coefficient is calculated using the box method in which a box is formed by the min/max limits for the nominal output voltage over the operating temperature range. REF54 device C variant has maximum temperature coefficient of 0.8ppm/°C from 0°C to 70°C and REF54 device Q variant has maximum temperature coefficient of 1.5ppm/°C from -40°C to 125°C. The box method specifies limits for the temperature error but does not specify the exact shape and slope of the device under test. Due to temperature curvature correction to achieve low-temperature drift, the temperature drift is expected to be non-linear. See *SLYT183* for more information on the box method. The box method equation is shown in Equation 1:




Figure 7-1. Output Voltage Vs Free-Air Temperature


7.2 Long-Term Stability

Long-term stability is a key performance parameter for series voltage references in all precision applications. This is defined as variation of reference voltage over time. The long-term stability value is tested in a typical setup that reflects standard PCB board manufacturing practices. The boards are made of standard FR4 material, the board does not have special cuts or grooves around the devices or go through burn-in process to relieve the mechanical stress of the PCB. These conditions reflect real world use case scenario and common manufacturing techniques.

During the long-term stability testing, precautions are taken to make sure that only the long-term stability drift is being measured. The boards are maintained at 35° C \pm 0.02°C in an oil bath. The oil bath makes sure that the temperature is constant across the device over time. The measurements are captured every 30 minutes with a calibrated 8.5 digit multimeter.

Typical long term stability characteristic are expressed as reference voltage deviation over time. Figure 7-2 shows the typical drift value for the REF54 in SOIC package V_{REF} is 25ppm from 0 to 1000hours. Figure 7-4 shows the typical drift value for the REF54 in FKH package V_{REF} is 3ppm from 0 to 1000hours. The REF54 experiences the highest drift in the initial 1000hr, subsequent deviation is typically lower than previous 1000hours.





7.3 Noise Performance

7.3.1 1/f Noise

1/f noise, also known as flicker noise, is dominant mostly in the lower frequency bands. REF54 data sheet specifies flicker noise for 0.1Hz to 10Hz frequency band where 1/f noise has maximum power. Since the 1/f noise is an extremely low value, the frequency of interest is amplified and filtered through a precise band filter with very low noise floor as shown in Figure 7-5.




Figure 7-5. 1/f Noise Test Setup

Figure 7-6 shows typical distribution of flicker noise for multiple devices where more than 1000 samples have been captured for each device.





Figure 7-6. 0.1Hz to 10Hz Voltage Noise Distribution (C_{NR} = Open)

Noise sensitive designs prefer the lowest 1/f noise for the highest precision measurements. REF54 offers NR pin which creates a low pass filters on the band gap with typical resistance of $14k\Omega$. 100μ F capacitor on NR pin removes the whole band of flicker noise (0.1Hz) from the band gap reference as shown in Figure 7-7. A 10μ F capacitor on the NR pin creates a 1Hz low-pass filter for the bandgap.





7.3.2 Broadband Noise

Broadband noise or white noise is flat over the whole spectrum which is restricted by the bandwidth of internal bandgap reference. The broadband noise is measured by high-pass filtering the output of the REF54 and measuring the result on a precision spectrum analyzer as shown in Figure 7-9. The DC component of the REF54 is removed by using a high-pass filter and then amplified. Two stages of small gain has been used to maximize the noise bandwidth analysis.





Figure 7-9. Broadband Noise Test Setup

Figure 7-10 shows the typical white noise floor for REF54. Designer can use NR pin to restrict the noise bandwidth to achieve required resolution for the signal chain. Connecting $1\mu F$ at NR pin creates a typical low pass filter of 12Hz for the band gap noise which reduces the white noise floor of REF54. Capacitor > $1\mu F$ eliminates all the noise in > 10Hz band.




7.4 Thermal Hysteresis

Thermal hysteresis is measured with the REF54 soldered to a PCB, similar to a real-world application. Thermal hysteresis for the device is defined as the change in output voltage after operating the device at 25°C, cycling the device through the specified temperature range, and returning to 25°C. The fist thermal cycle for C variant is shown in Figure 7-12 and second cycle is shown in Figure 7-13. Thermal hysteresis for REF54250CDR settles after first cycle. Hysteresis can be expressed by Equation 2

$$V_{HYST} = \left(\frac{|V_{PRE} - V_{POST}|}{V_{NOM}}\right) \times 10^{6} (ppm)$$
(2)

where

- V_{HYST} = thermal hysteresis (in units of ppm)
- V_{NOM} = the specified output voltage
- V_{PRF} = output voltage measured at 25°C pre-temperature cycling
- V_{POST} = output voltage measured after the device has cycled from 25°C through the specified temperature range (for example, 0°C to 70°C) and returns to 25°C.



7.5 Solder Heat Shift

The packaging materials of the REF54 have different coefficients of thermal expansion than the PCB material, resulting in stress change on the device die when the part is heated during soldering process and cooled down afterwards. Thermal shock due to reflow and stress change on the device die causes the output voltages to shift, degrading the initial accuracy performance of the product. Reflow soldering is a common cause of this error. To quantify the impact, 32 devices were soldered on printed circuit boards using lead-free solder paste and the paste manufacturer suggested reflow profile to illustrate this effect. The reflow profile is as shown in Figure 7-14. The printed circuit board is comprised of FR4 material. The board thickness is 1.65mm and the area is 137mm × 168mm.

For recommended reflow profiles using 'Sn-Pb Eutectic Assembly' or 'Pb-Free Assembly' please refer JEDEC J-STD-020 standard.




Figure 7-14. Reflow Profile

The reference output voltage is measured before and after the reflow process. Solder shift depends on the size, thickness, and material of the printed circuit board. An important note is that the Figure 7-15 displays the typical shift for exposure to a single reflow profile. Exposure to multiple reflows, as is common on PCBs with surface-mount components on both sides, causes additional shifts in the output voltage. If the PCB is exposed to multiple reflows, the device must be soldered in the last pass to minimize the exposure to thermal stress.




Figure 7-15. Solder Shift

7.6 Power Dissipation

The REF54 voltage references are capable of source and sink up to 10mA of load current across the rated input voltage range. However, when used in applications subject to high ambient temperatures, the input voltage and load current must be carefully monitored to make sure that the device does not exceed the maximum power dissipation rating. The maximum power dissipation of the device can be calculated with Equation 3:

$$T_{J} = T_{A} + P_{D} \times R_{\theta JA} \tag{3}$$

where

- P_D is the device power dissipation
- T_J is the device junction temperature
- T_A is the ambient temperature
- R_{B.IA} is the package (junction-to-air) thermal resistance

Because of this relationship, acceptable load current in high temperature conditions can be less than the maximum current-sourcing capability of the device. Do not operate the device outside of the maximum power rating because doing so can result in premature failure or permanent damage to the device.

8 Detailed Description

8.1 Overview

The REF54 is family of high precision series references that are designed for excellent initial voltage accuracy and drift over time and temperature, and offer excellent noise while consuming low power. The *Figure 8-1* is a simplified block diagram of the REF54 showing basic band-gap topology.

8.2 Functional Block Diagram




Figure 8-1. REF54 Functional Block Diagram

8.3 Feature Description

8.3.1 EN Pin

The output of REF54 comes in active state when EN pin voltage is more than 1.6V or EN pin is left floating. The enable feature of the REF54 is designed to achieve low quiescent current (I_Q). No current is drawn from EN pin when EN pin is voltage is lower than VIN pin voltage. The device must be in active mode for normal operation. The REF54 can be placed in shutdown mode by pulling the EN pin low. When in shutdown mode, the output of the device is disabled and the quiescent current of the device reduces to 1.2 μ A in shutdown mode. The EN pin must not be pulled higher than VIN supply voltage. See the electrical table for logic high and logic low voltage levels.

8.3.2 NR Pin

Decoupling NR pin in REF54 creates a low pass filter in combination with the internal resistance of $14k\Omega$ to eliminate internal band gap noise. Unlike regular low pass filter at the output of the reference, connecting a capacitor on NR pin doesn't affect the output impedance hence extra buffer is not needed. Leakage of the capacitor directly impacts the accuracy and temperature drift. If NR functionality is used, choose a capacitor which has low leakage over temperature (film capacitors, COG are recommended). Note that using the capacitor on NR pin also increases start-up time.






Figure 8-2. Temperature Drift Comparison with Film and X7R and Electrolyte Capacitor on NR

9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

The REF54 is designed for the applications where high precision is required at lower power. Low temperature drift and noise makes the REF54 excellent attach for high precision data converters to achieve best gain drift and resolution.

Table 9-1. List of companion Data Converters with REF54

APPLICATION	DATA CONVERTER
Precision Data Acquisition	ADS8900B, ADS1278, ADS1262, DAC80501, DAC8562
Passive Seismic Monitoring	ADS1285
Industrial Instrumentation	ADS127L11, ADS8699, ADS1256, ADS1251, DAC9881, DAC8811, DAC1220, DAC80508
Test & Measurement	ADS1262, ADS8598H, ADS131M08, ADS8686S, ADS8881, DAC11001B, DAC91001A, DAC7744
Power Monitoring, PLC Analog I/O	ADS131E04, ADS131A02
Field Transmitters	ADS1247, ADS1220

9.2 Typical Applications

9.2.1 Basic Voltage Reference Connection

Figure 9-1 shows the basic configuration for the REF54 references. Connect bypass capacitor C_{IN} and output capacitor C_{OUT} as per the guidelines in Section 9.2.1.2.

Basic Connection Diagram




Figure 9-1. Basic Reference Connection



9.2.1.1 Design Requirements

A detailed design procedure is based on a design example. For this design example, use the parameters listed in Table 9-2 as the input parameters.

Table 9-2. Design Example Parameters

DESIGN PARAMETER	VALUE
Input voltage V _{IN}	3V
Input capacitor	0.1µF
Output capacitor	10μF


9.2.1.2 Detailed Design Procedure

A bulk capacitor $(0.1\mu\text{F} \text{ to } 10\mu\text{F})$ must be connected to the supply to improve transient response in the applications where the supply voltage can fluctuate. Connect an additional $0.1\mu\text{F}$ capacitor at VIN pin closer to the device to bypass high frequency supply noise.

A low ESR (maximum 1Ω) capacitor of $1\mu F$ to $100\mu F$ must be connected to the output to provide stable output. For very low noise applications, special care must be taken with X7R and other MLCC capacitors due to piezoelectric effect. Piezoelectric property of multilayer ceramic capacitors (MLCC) can introduce a μV range noise due to mechanical vibrations, potentially dominating the noise of the REF54. More information on how the piezoelectric effect can be explored in systems can be found in Stress-induced outbursts: Microphonics in ceramic capacitors (Part 1) and Stress-induced outbursts: Microphonics in ceramic capacitors (Part 2) . Designer must use film capacitors for noise sensitive applications. TI recommends placing the REF54 reference as close to the load as possible to minimize IR drop due to trace resistance.

The transient startup response of the REF54 is shown in Figure 9-2. The startup response of the REF54 family is dependent on the output and NR pin capacitor. Increasing the output capacitor improves the load transient performance of the device, however this also increases the startup time. Figure 9-3 shows the startup time with $C_{NR} = 10\mu F$, increases to 3seconds.

9.2.1.3 Application Curves



9.2.2 Reference Attach With High Precision ADC

High precision ADCs require external precision voltage references to achieve the best SNR and gain drift with temperature and time. REF54 has flat dynamic impedance at lower frequency. However it's dynamic impedance increases for higher sampling rate. A low noise, low offset buffer with good bandwidth helps to improve THD and droop performance to achieve > 18bit ENOB at higher sampling rate. Figure 9-4 shows evaluation circuit for ADS1285. Figure 9-5 and Figure 9-6 show the peak to peak code variation for constant DC input of 0V and 2.0796V respectively. The performance meets data sheet specifications of ADS1285 with REF54.




Figure 9-4. REF54 Attach With ADS1285




Figure 9-5. DC Measurement With ADS1285 (VIN = 0V)






Figure 9-6. DC Measurement With ADS1285 (VIN = 2.0796V)

9.3 Power Supply Recommendation

The REF54 family of references features a low-dropout voltage. These references can be operated with a supply of only 250mV above the output voltage for 5mA output current conditions. TI recommends a supply bypass capacitor ranging between $0.1\mu F$ to $10\mu F$. REF54 family have excellent PSRR (100dB at 1Khz) which relaxes the requirement of clean power supply for the designer.

During start-up the REF54 can experience moments of high input current due to the output capacitors. The input current can momentarily rise to short circuit current I_{SC}.

9.4 Layout

9.4.1 Layout Guidelines

- Place the power-supply bypass capacitor as close as possible to the supply and ground pins. The
 recommended value of this bypass capacitor is from 0.1μF to 10μF. If necessary, additional decoupling
 capacitance can be added to compensate for noisy or high-impedance power supplies. The smallest
 capacitor must be placed closest to the device.
- The output must be decoupled with a 1μF to 100μF low ESR (maximum 1Ω) capacitor.
- Place a 1μF to 100μF low leakage noise filtering capacitor between the NR pin and ground.

9.4.2 Layout Example




Figure 9-7. Layout Example for SOIC package



10 Device and Documentation Support

10.1 Documentation Support

10.1.1 Related Documentation

For related documentation see the following:

- Texas Instruments, Voltage Reference Design Tips For Data Converters
- Texas Instruments, Voltage Reference Selection Basics

10.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

10.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

10.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

Changes from Revision B (June 2024) to Revision C (May 2025)

10.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

11 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Added REF54xxxCFKH information througut the data sheet	1
• Changed REF54500CDR device variant status from previw to production data. Added LCCC pa	ckage
variants in preview state	3
Move REF54500CDR specifications from preview to released	13
Added the 7500 hours long term stability data for SOIC package to Figure 7-3	19
Added the 2000 hours long term stability data for FKH package to Figure 7-4	19
Changes from Revision A (December 2023) to Revision B (June 2024)	Page
	<u>~</u>
Changed the REF54410CDR device variant status from preview to production data	3

Submit Document Feedback

Page

•	Added variant names to the thermal hysteresis graphs Figure 7-12 and Figure 7-13	23
С	hanges from Revision * (November 2023) to Revision A (December 2023)	Page
,	Production Data Release	1

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 23-May-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
REF54250CDR	Active	Production	SOIC (D) 8	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	R5425C
REF54250CDR.A	Active	Production	SOIC (D) 8	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	R5425C
REF54410CDR	Active	Production	SOIC (D) 8	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	R5441C
REF54410CDR.A	Active	Production	SOIC (D) 8	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	R5441C
REF54500CDR	Active	Production	SOIC (D) 8	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	R5450C
REF54500CDR.A	Active	Production	SOIC (D) 8	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	R5450C

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



PACKAGE OPTION ADDENDUM


www.ti.com 23-May-2025

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
REF54250CDR	SOIC	D	8	3000	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
REF54410CDR	SOIC	D	8	3000	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
REF54500CDR	SOIC	D	8	3000	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

www.ti.com 24-Jul-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
REF54250CDR	SOIC	D	8	3000	353.0	353.0	32.0
REF54410CDR	SOIC	D	8	3000	353.0	353.0	32.0
REF54500CDR	SOIC	D	8	3000	353.0	353.0	32.0



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated