

# MSPM0G350x Mixed-Signal MicrocontrollersWith CAN-FD Interface

#### 1 Features

#### Core

 Arm® 32-bit Cortex®-M0+ CPU with memory protection unit, frequency up to 80MHz

### **Operating characteristics**

- Extended temperature: –40°C up to 125°C
- Wide supply voltage range: 1.62V to 3.6V

#### **Memories**

- Up to 128KB of flash memory with error correction code (ECC)
- Up to 32KB of SRAM with hardware parity

### High-performance analog peripherals

- Two simultaneous sampling 12-bit 4Msps analog-to-digital converters (ADCs) with up to 17 external channels
  - 14-bit effective resolution at 250ksps with hardware averaging
- One 12-bit 1Msps digital-to-analog converter with integrated output buffer (DAC)
- Two zero-drift zero-crossover chopper op-amps (OPA)
  - 0.5µV/°C drift with chopping
  - Integrated programmable gain stage, up to
- One general-purpose amplifier (GPAMP)
- Three high-speed comparators (COMP) with 8bit reference DACs
  - 32ns propagation delay in high-speed mode
  - · Support low-power mode operation down to
- Programmable analog connections between ADC, OPAs, GPAMP, COMP and DAC
- Configurable 1.4V or 2.5V internal shared voltage reference (VREF)
- Integrated temperature sensor

### Optimized low-power modes

- RUN: 101µA/MHz (CoreMark)
- SLEEP: 40µA/MHz
- STOP: 190µA at 4MHz
- STANDBY: 1.5µA with 32KHz LFXT, RTC with SRAM, CPU state, and registers retained
- SHUTDOWN: 80nA with IO retained and IO wake-up capability

#### Intelligent digital peripherals

- 7-channel DMA controller
- Math accelerator supports DIV, SQRT, MAC and TRIG computations
- Seven timers supporting up to 22 PWM channels

- One 16-bit general-purpose timer supports
- Two 16-bit general-purpose timers support low-power operation in STANDBY mode
- One 32-bit general-purpose timer
- Two 16-bit advanced timers with deadband support and complementary outputs up to 12 PWM channels
- Two window-watchdog timers (WWDT)
- RTC with alarm and calendar mode

#### **Enhanced communication interfaces**

- Four UART interfaces
  - One supports LIN, IrDA, DALI, Smart Card, Manchester
  - Three support low-power operation in STANDBY mode
- Two I<sup>2</sup>C interfaces supporting FM+ (1Mbit/s), SMBus/PMBus, and wakeup from STOP mode
- Two SPIs, one SPI supports up to 32Mbits/s
- One Controller Area Network (CAN) interface supports CAN 2.0 A or B and CAN-FD

### **Clock system**

- Internal 4MHz to 32MHz oscillator (SYSOSC) with up to ±1.2% accuracy (SYSOSC)
- Phase-locked loop (PLL) up to 80MHz
- Internal 32kHz low-frequency oscillator (LFOSC) with ±3% accuracy
- External 4MHz to 48MHz crystal oscillator (HFXT)
- External 32kHz crystal oscillator(LFXT)
- External clock input

## Data integrity and encryption

- Cyclic redundancy checker (CRC-16, CRC-32)
- True random number generator (TRNG)
- AES encryption with 128-bit or 256-bit key

### Flexible I/O features

- Up to 60 GPIOs
  - Two 5V-tolerant open drain IOs
  - Two high-drive IOs with 20mA drive strength
  - Up to 5 high speed IOs

### **Development support**

2-pin serial wire debug (SWD)

#### Package options

- 64-pin LQFP (PM) (0.5mm pitch)
- 48-pin LQFP (PT) (0.5mm pitch)
- 48-pin VQFN (RGZ) (0.5mm pitch)
- 32-pin VQFN (RHB) (0.5mm pitch)
- 28-pin VSSOP (28DGS) (0.5mm pitch)
- Family members (also see *Device Comparison*)
  - MSPM0G3505: 32KB flash, 16KB RAM
  - MSPM0G3506: 64KB flash, 32KB RAM



- MSPM0G3507: 128KB flash, 32KB RAM
- Development kits and software (also see Tools and Software)
  - LP-MSPM0G3507 LaunchPad<sup>™</sup> development kit
  - MSPM0 Software Development Kit (SDK)

# 2 Applications

- Motor control
- Home appliances
- Uninterruptible power supplies and inverters
- · Electronic point of sale systems
- · Medical and healthcare
- Test and measurement
- · Factory automation and control
- Industrial transport
- Grid infrastructure
- Smart metering
- Communication modules
- Lighting
- Personal Electronics

# 3 Description

MSPM0G350x microcontrollers (MCUs) are part of the MSP highly integrated, ultra-low-power 32-bit MCU family based on the enhanced Arm® Cortex®-M0+ 32-bit core platform operating at up to 80MHz frequency. These cost-optimized MCUs offer high-performance analog peripheral integration, support extended temperature ranges from -40°C to 125°C, and operate with supply voltages ranging from 1.62V to 3.6V.

The MSPM0G350x devices provide up to 128KB embedded flash program memory with built-in error correction code (ECC) and up to 32KB SRAM with hardware parity option. These MCUs also incorporate a memory protection unit, 7-channel DMA, math accelerator, and a variety of high-performance analog peripherals such as two 12-bit 4-Msps ADCs, configurable internal shared voltage reference, one 12-bit 1-Msps DAC, three high speed comparators with built-in reference DACs, two zero-drift zero-crossover op-amps with programmable gain, and one general-purpose amplifier. These devices also offer intelligent digital peripherals such as two 16-bit advanced control timers, five general-purpose timers (with one 16-bit general-purpose timer for QEI interface, two 16-bit general-purpose timers for STANDBY mode, and one 32-bit general-purpose timer), two windowed-watchdog timers, and one RTC with alarm and calendar modes. These devices provide data integrity and encryption peripherals (AES, CRC, TRNG) and enhanced communication interfaces (four UART, two I2C, two SPI, and CAN 2.0/FD).

The TI MSPM0 family of low-power MCUs consists of devices with varying degrees of analog and digital integration that allow customers to find the MCU that meets project needs. The MSPM0 MCU platform combines the Arm Cortex-M0+ platform with a holistic ultra-low-power system architecture, allowing system designers to increase performance while reducing energy consumption.

MSPM0G350x MCUs are supported by an extensive hardware and software ecosystem with reference designs and code examples to get the design started quickly. Development kits available for purchase include a LaunchPad™ development kit. TI also provides a free MSP Software Development Kit (SDK), which is available as a component of Code Composer Studio™ IDE desktop and cloud version within the TI Resource Explorer. MSPM0 MCUs are also supported by extensive online collateral, training with MSP Academy, and online support through the TI E2E™ support forums.

For complete module descriptions, see the MSPM0 G-Series 80MHz Microcontrollers Technical Reference Manual.

**Table 3-1. Device Comparison** 

DEVICE NAME	Package	PACKAGE SIZE
MSPM0G3505SPMR		
MSPM0G3506SPMR	64 LQFP	12mm × 12mm
MSPM0G3507SPMR		



## **Table 3-1. Device Comparison (continued)**

DEVICE NAME	Package	PACKAGE SIZE
MSPM0G3505SPTR		
MSPM0G3506SPTR	48 LQFP	9mm × 9mm
MSPM0G3507SPTR		
MSPM0G3505SRGZR		
MSPM0G3506SRGZR	48 VQFN	7mm × 7mm
MSPM0G3507SRGZR		
MSPM0G3505SRHBR		
MSPM0G3506SRHBR	32 VQFN	5mm × 5mm
MSPM0G3507SRHBR		
MSPM0G3505SDGSR28		
MSPM0G3506SDGSR28	28 VSSOP	7.1mm × 4.9mm
MSPM0G3507SDGSR28		

## **CAUTION**

System-level ESD protection must be applied in compliance with the device-level ESD specification to prevent electrical overstress or disturbing of data or code memory. See  $MSP430^{TM}$  System-Level ESD Considerations for more information. The principles in this application note are applicable to MSPM0 MCUs.



# 4 Functional Block Diagram

Figure 4-1 shows the MSPM0G350x functional block diagram.




Figure 4-1. MSPM0G350x Functional Block Diagram



# **Table of Contents**

1	8.7 Memory	57
2	8.8 Flash Memory	60
<mark>2</mark>	8.9 SRAM	61
	8.10 GPIO	61
	8.11 IOMUX	61
	8.12 ADC	62
	8.13 Temperature Sensor	62
	8.14 VREF	63
14	8.15 COMP	63
24	8.16 DAC	64
25	8.17 OPA	65
25	8.18 GPAMP	66
25	8.19 TRNG	66
25	8.20 AES	66
26	8.21 CRC	66
28	8.22 MATHACL	66
29	8.23 UART	67
30	8.24 I2C	<mark>67</mark>
31	8.25 SPI	68
32	8.26 CAN-FD	68
35	8.27 WWDT	68
38	8.28 RTC	69
38	8.29 Timers (TIMx)	69
40	8.30 Device Analog Connections	71
41	8.31 Input/Output Diagrams	73
41	8.32 Serial Wire Debug Interface	74
42	8.33 Bootstrap Loader (BSL)	74
42	8.34 Device Factory Constants	74
44	8.35 Identification	75
45	9 Applications, Implementation, and Layout	76
47	9.1 Typical Application	76
48	10 Device and Documentation Support	<mark>77</mark>
<u>50</u>		
51		
51		
52		
		<mark>7</mark> 9
56	Information	81
	2 2 2 14 6 6 7 7 7 11 14 24 25 25 25 25 26 28 38 38 38 40 41 41 41 42 42 44 45 50 51 51 51 52 52 55 55 55 55	2 8.8 Flash Memory. 2 8.9 SRAM. 4 8.10 GPIO. 6 8.11 IOMUX. 7 8.12 ADC. 7 8.13 Temperature Sensor. 11 8.14 VREF. 14 8.15 COMP. 25 8.17 OPA. 25 8.18 GPAMP. 25 8.19 TRNG. 25 8.20 AES. 26 8.21 CRC. 28 8.22 MATHACL. 29 8.23 UART. 30 8.24 I2C. 31 8.25 SPI. 32 8.26 CAN-FD. 35 8.27 WWDT. 38 8.28 RTC. 38 8.29 Timers (TIMx). 40 8.30 Device Analog Connections. 41 8.31 Input/Output Diagrams. 41 8.32 Serial Wire Debug Interface. 42 8.33 Bootstrap Loader (BSL). 43 8.34 Device Factory Constants. 44 8.35 Identification. 45 9 Applications, Implementation, and Layout. 9.1 Typical Application. 47 9.1 Typical Application. 48 10 Device and Documentation Support. 50 10.1 Getting Started and Next Steps. 51 10.2 Device Nomenclature. 51 10.3 Tools and Software. 51 10.4 Documentation Support. 52 10.5 Support Resources. 53 10.8 Glossary. 55 11 Revision History. 55 11 Revision History. 55 12 Mechanical, Packaging, and Orderable



# **5 Device Comparison**

The following table summarizes the features of each device that is described in this data sheet.

**Table 5-1. Device Comparison** 

DEVICE NAME (1) (4)	FLASH /	QUAL <sup>(2)</sup>	MATH	ADC /	COMP	DAC	OPA	GPAMP	UART/I2C/SPI	CAN	TIMA	TIMG	GPIO	PACKAGE
DEVICE NAME (7)	SRAM (KB)	QUAL	ACCEL	CHAN	COMP	DAC	UPA	GPAIVIP	UART/IZC/SPI	CAN	IIIVIA	TIME	GFIO	[PACKAGE SIZE] (3)
MSPM0G3505SPMR	32 / 16													
MSPM0G3506SPMR	64 / 32	s	Y	2 / 17	3	1	2	1	4/2/2	1	2	5	60	64 LQFP (0.5mm pitch) [12mm × 12mm]
MSPM0G3507SPMR	128 / 32													[.=
MSPM0G3505SPTR	32 / 16													
MSPM0G3506SPTR	64 / 32	S	Y	2 / 16	3	1	2	1	4/2/2	1	2	5	44	48 LQFP (0.5mm pitch) [9mm × 9mm]
MSPM0G3507SPTR	128 / 32													[Online on online]
MSPM0G3505SRGZR	32 / 16													
MSPM0G3506SRGZR	64 / 32	s	Y	2 / 16	3	1	2	1	4/2/2	1	2	5	44	48 VQFN (0.5mm pitch) [7mm × 7mm]
MSPM0G3507SRGZR	128 / 32													[711111 * 711111]
MSPM0G3505SRHBR	32 / 16													
MSPM0G3506SRHBR	64 / 32	S	Y	2 / 11	3 (5)	1	2	1	4/2/2	1	2	5	28	32 VQFN (0.5mm pitch) [5mm × 5mm]
MSPM0G3507SRHBR	128 / 32													[Online Online]
MSPM0G3505SDGS28 R	32 / 16													
MSPM0G3506SDGS28	64 / 32	s	Y	2 / 11	3 (5)	1	2	1	4/2/2	1	2	5	24	28 VSSOP (0.5mm pitch) [7.1mm × 4.9mm]
MSPM0G3507SDGS28 R	128 / 32													

<sup>(1)</sup> For the most current part, package, and ordering information for all available devices, see the Package Option Addendum in Section 12, or see the TI website.

<sup>(2)</sup> Device Qualifications:

<sup>•</sup>  $S = -40^{\circ}C \text{ to } 125^{\circ}C$ 

<sup>(3)</sup> The package size (length × width) is a nominal value and includes pins, where applicable. For the package dimensions with tolerances, see Section 12.

<sup>(4)</sup> For more information about the device name, see Section 10.2

<sup>(5)</sup> Utilize the internal 8-bit DAC on COMP2 to make use of both IN channels



# 6 Pin Configuration and Functions

The System Configuration tool provides a graphical interface to enable, configurable, and generate initialization code for pin multiplexing and simplifying pin settings. The following pin diagrams show the primary peripheral functions, some of the integrated device features, and available clock signals to simplify the device pinout. For full descriptions of the pin functions, see the *Pin Attributes* and *Signal Descriptions* sections.

### 6.1 Pin Diagrams



Figure 6-1. Pin Diagram Color Coding




Figure 6-2. 64-Pin PM (LQFP) (Top View)






Figure 6-3. 48-Pin PT (LQFP) (Top View)




Figure 6-4. 48-Pin RGZ (VQFN) (Top View)






Figure 6-5. 32-Pin RHB (VQFN) (Top View)




Figure 6-6. 28-Pin DGS28 (VSSOP) (Top View)

#### Note

For the full pin configuration and description of the functions for each package option, see Pin Attributes and Signal Descriptions.



### 6.2 Pin Attributes

The following table describes the functions available on every pin for each device package.

#### Note

Each digital I/O on a device is mapped to a specific Pin Control Management Register (PINCMx) that lets users configure the desired *Pin Function* using the PINCM.PF control bits.

Table 6-1. Digital IO Features by IO Type

IO STRUCTURE	INVERSION CONTROL	DRIVE STRENGTH CONTROL	HYSTERESIS CONTROL	PULLUP RESISTOR	PULLDOWN RESISTOR	WAKEUP LOGIC
Standard drive	Y			Y	Y	
Standard drive with wake <sup>(2)</sup>	Y			Y	Y	Υ
High drive	Y	Y		Y	Y	Y
High speed	Y	Y		Y	Y	
5V-tolerant open drain	Y		Y		Y	Y

Table 6-2. Pin Attributes

			SIGNAL NAMES	Р	IN NU	JMBE	R	
PINCMx	PIN NAME	ANALOG	ANALOG DIGITAL [PIN FUNCTION] (1)					
N/A			VDD	40	6	4	7	Power
N/A			VSS	41	7	5	8	Power
N/A			VCORE	32	48	32	3	Power
N/A			NRST	38	4	3	6	Reset
1	PA0		UART0_TX [2] / I2C0_SDA [3] / TIMA0_C0 [4] / TIMA_FAL1 [5] / TIMG8_C1 [6] / FCC_IN [7] /(Default BSL I2C_SDA)	33	1	1	4	5V Tol. Open-Drain
2	PA1		UART0_RX [2] / I2C0_SCL [3] / TIMA0_C1 [4] / TIMA_FAL2 [5] / TIMG8_IDX [6] / TIMG8_C0 [7] /(Default BSL I2C_SCL)	34	2	2	5	5V Tol. Open-Drain
7	PA2	ROSC	TIMG8_C1 [2] / SPI0_CS0 [3] / TIMG7_C1 [4] / SPI1_CS0 [5]	42	8	6	9	Standard
8	PA3	LFXIN	TIMG8_C0 [2] / SPI0_CS1 [3] / UART2_CTS [4] / TIMA0_C2 [5] / COMP1_OUT [6] / TIMG7_C0 [7] / TIMA0_C1 [8] / I2C1_SDA [9]	43	9	7	10	Standard
9	PA4	LFXOUT	TIMG8_C1 [2] / SPI0_POCI [3] / UART2_RTS [4] / TIMA0_C3 [5] / LFCLK_IN [6] / TIMG7_C1 [7] / TIMA0_C1N [8] / I2C1_SCL [9]	44	10	8	11	Standard
10	PA5	HFXIN	TIMG8_C0 [2] / SPI0_PICO [3] / TIMA_FAL1 [4] / TIMG0_C0 [5] / TIMG6_C0 [6] / FCC_IN [7]	45	11	9	12	Standard
11	PA6	HFXOUT	TIMG8_C1 [2] / SPI0_SCK [3] / TIMA_FAL0 [4] / TIMG0_C1 [5] / HFCLK_IN [6] / TIMG6_C1 [7] / TIMA0_C2N [8]	46	12	10	13	Standard
14	PA7		COMP0_OUT [2] / CLK_OUT [3] / TIMG8_C0 [4] / TIMA0_C2 [5] / TIMG8_IDX [6] / TIMG7_C1 [7] / TIMA0_C1 [8]	49	13	11	-	Standard
19	PA8		UART1_TX [2] / SPI0_CS0 [3] / UART0_RTS [4] / TIMA0_C0 [5] / TIMA1_CON [6]	54	16	12	ı	Standard
20	PA9		UART1_RX [2] / SPI0_PICO [3] / UART0_CTS [4] / TIMA0_C1 [5] / RTC_OUT [6] / TIMA0_C0N [7] / TIMA1_C1N [8] / CLK_OUT [9]	55	17	13	14	High- Speed



Table 6-2. Pin Attributes (continued)

			Table 6-2. Pin Attributes (continued) SIGNAL NAMES	P	IN NU	JMBE	R	
PINCMx	PIN NAME	ANALOG	DIGITAL [PIN FUNCTION] (1)	64 LQFP	48 LQFP, VQFN	32 VQFN	28 VSSOP	IO STRUCTU RE
21	PA10		UART0_TX [2] / SPI0_POCI [3] / I2C0_SDA [4] / TIMA1_C0 [5] / TIMG12_C0 [6] / TIMA0_C2 [7] / I2C1_SDA [8] / CLK_OUT [9]/(Default BSL UART_TX)	56	18	14	15	High-Drive
22	PA11		UART0_RX [2] / SPI0_SCK [3] / I2C0_SCL [4] / TIMA1_C1 [5] / COMP0_OUT [6]/ TIMA0_C2N [7] / I2C1_SCL [8]/ (Default BSL UART_RX)	57	19	15	16	High-Drive
34	PA12		UART3_CTS [2] / SPI0_SCK [3] / TIMG0_C0 [4] / CAN_TX [5] / TIMA0_C3 [6] / FCC_IN [7]	5	27	16	_	High- Speed
35	PA13	COMP0_IN2-	UART3_RTS [2] / SPI0_POCI [3] / UART3_RX [4] / TIMG0_C1 [5] / CAN_RX [6] / TIMA0_C3N [7]	6	28	17	_	High- Speed
36	PA14	COMP0_IN2+ / A0_12	UART0_CTS [2] / SPI0_PICO [3] / UART3_TX [4] / TIMG12_C0 [5] / CLK_OUT [6]	7	29	18	17	High- Speed
37	PA15	A1_0 / DAC_OUT / OPA0_IN2+ / OPA1_IN2+/ COMP0_IN3+ / COMP1_IN3+	UART0_RTS [2] / SPI1_CS2 [3] / I2C1_SCL [4] / TIMA1_C0 [5] / TIMG8_IDX [6] / TIMA1_C0N [7] / TIMA0_C2 [8]	8	30	19	18	Standard
38	PA16	A1_1 / OPA1_OUT	COMP2_OUT [2] / SPI1_POCI [3] / I2C1_SDA [4] / TIMA1_C1 [5] / TIMA1_C1N [6] / TIMA0_C2N [7] / FCC_IN [8]	9	31	20	19	Standard
39	PA17	A1_2 / OPA1_IN1- / COMP0_IN1-	UART1_TX [2] / SPI1_SCK [3] / I2C1_SCL [4] / TIMA0_C3 [5] / TIMG7_C0 [6] / TIMA1_C0 [7]	10	32	21	20	Standard with wake <sup>(2)</sup>
40	PA18	A1_3 / OPA1_IN1+ / COMP0_IN1+ / GPAMP_IN-	UART1_RX [2] / SPI1_PICO [3] / I2C1_SDA [4] / TIMA0_C3N [5] / TIMG7_C1 [6] / TIMA1_C1 [7]/Default BSL_Invoke	11	33	22	21	Standard with wake <sup>(2)</sup>
41	PA19		SWDIO [2]	12	34	23	22	High- Speed
42	PA20		SWCLK [2]	13	35	24	23	Standard
46	PA21	A1_7 / COMP2_IN1- / VREF-	UART2_TX [2] / TIMG8_C0 [3] / UART1_CTS [4] / TIMA0_C0 [5] / TIMG6_C0 [6]	17	39	25	24	Standard
47	PA22	A0_7 / GPAMP_OUT / OPA0_OUT	UART2_RX [2] / TIMG8_C1 [3] / UART1_RTS [4] / TIMA0_C1 [5] / CLK_OUT [6] / TIMA0_C0N [7] / TIMG6_C1 [8]	18	40	26	25	Standard
53	PA23	COMP1_IN1- / VREF+	UART2_TX [2] / SPI0_CS3 [3] / TIMA0_C3 [4] / TIMG0_C0 [5] / UART3_CTS [6] / TIMG7_C0 [7]/ TIMG8_C0 [8]	24	43	27	26	Standard
54	PA24	A0_3 / OPA0_IN1-	UART2_RX [2] / SPI0_CS2 [3] / TIMA0_C3N [4] / TIMG0_C1 [5] / UART3_RTS [6] / TIMG7_C1 [7] / TIMA1_C1 [8]	25	44	28	27	Standard
55	PA25	A0_2 / OPA0_IN1+	UART3_RX [2] / SPI1_CS3 [3] / TIMG12_C1 [4] / TIMA0_C3 [5] / TIMA0_C1N [6]	26	45	29	28	Standard
59	PA26	A0_1 / COMP0_IN0+ / OPA0_IN0+ / GPAMP_IN+	UART3_TX [2] / SPI1_CS0 [3] / TIMG8_C0 [4] / TIMA_FAL0 [5] / CAN_TX [6] / TIMG7_C0 [7]	30	46	30	1	Standard
60	PA27	A0_0 / COMP0_IN0- / OPA0_IN0-	RTC_OUT [2] / SPI1_CS1 [3] / TIMG8_C1 [4] / TIMA_FAL2 [5] / CAN_RX [6] / TIMG7_C1 [7]	31	47	31	2	Standard
3	PA28		UARTO_TX [2] / I2CO_SDA [3] / TIMAO_C3 [4] / TIMA_FAL0 [5] / TIMG7_C0 [6] / TIMA1_C0 [7]	35	3	_	_	High-Drive
4	PA29		I2C1_SCL [2] / UART2_RTS [3] / TIMG8_C0 [4] / TIMG6_C0 [5]	36	_	_	_	Standard



## Table 6-2. Pin Attributes (continued)

			SIGNAL NAMES	Р	IN NU	JMBE	R	
PINCMx	PIN NAME	ANALOG	DIGITAL [PIN FUNCTION] (1)	64 LQFP	48 LQFP, VQFN	32 VQFN	28 VSSOP	IO STRUCTU RE
5	PA30		I2C1_SDA [2] / UART2_CTS [3] / TIMG8_C1 [4] / TIMG6_C1 [5]	37	_	-	_	Standard
6	PA31		UARTO_RX [2] / I2CO_SCL [3] / TIMAO_C3N [4] / TIMG12_C1 [5] / CLK_OUT [6]/ TIMG7_C1 [7] / TIMA1_C1 [8]	39	5	_	_	High-Drive
12	PB0		UART0_TX [2] / SPI1_CS2 [3] / TIMA1_C0 [4] / TIMA0_C2 [5]	47	_	_	_	Standard
13	PB1		UART0_RX [2] / SPI1_CS3 [3] / TIMA1_C1 [4] / TIMA0_C2N [5]	48	-	-	_	Standard
15	PB2		UART3_TX [2] / UART2_CTS [3] / I2C1_SCL [4] / TIMA0_C3 [5] / UART1_CTS [6] / TIMG6_C0 [ 7] / TIMA1_C0 [8]	50	14	_	_	Standard
16	PB3		UART3_RX [2] / UART2_RTS [3] / I2C1_SDA [4] / TIMA0_C3N[5] / UART1_RTS [6] / TIMG6_C1 [7] / TIMA1_C1 [8]	51	15	_	_	Standard
17	PB4		UART1_TX [2] / UART3_CTS [3] / TIMA1_C0 [4] / TIMA0_C2 [5] / TIMA1_C0N [6]	52	-	_	_	Standard
18	PB5		UART1_RX [2] / UART3_RTS [3] / TIMA1_C1 [4] / TIMA0_C2N [5] / TIMA1_C1N [6]	53	_	_	_	Standard
23	PB6		UART1_TX [2] / SPI1_CS0 [3] / SPI0_CS1 [4] / TIMG8_C0 [5] / UART2_CTS [6] / TIMG6_C0 [7] / TIMA1_C0N [8]	58	20	-	_	Standard
24	PB7		UART1_RX [2] / SPI1_POCI [3] / SPI0_CS2 [4] / TIMG8_C1 [5] / UART2_RTS [6] / TIMG6_C1 [7] / TIMA1_C1N [8]	59	21	_	_	Standard
25	PB8		UART1_CTS [2] / SPI1_PICO [3] / TIMA0_C0 [4] / COMP1_OUT [5]	60	22	_	_	Standard
26	PB9		UART1_RTS [2] / SPI1_SCK [3] / TIMA0_C1 [4] / TIMA0_C0N [5]	61	23	_	_	Standard
27	PB10		TIMG0_C0 [2] / TIMG8_C0 [3] / COMP1_OUT [4] / TIMG6_C0 [5]	62	-	-	_	Standard
28	PB11		TIMG0_C1 [2] / TIMG8_C1 [3] / CLK_OUT [4] / TIMG6_C1 [5]	63	-	-	_	Standard
29	PB12		UART3_TX [2] / TIMA0_C2 [3] / TIMA_FAL1 [4] / TIMA0_C1 [5]	64	-	-	_	Standard
30	PB13		UART3_RX [2] / TIMA0_C3 [3] / TIMG12_C0 [4] / TIMA0_C1N [5]	1	_	_	_	Standard
31	PB14		SPI1_CS3 [2] / SPI1_POCI [3] / SPI0_CS3 [4] / TIMG12_C1 [5] / TIMG8_IDX [6] / TIMA0_C0 [7]	2	24	_	_	Standard
32	PB15		UART2_TX [2] / SPI1_PICO [3] / UART3_CTS [4] / TIMG8_C0 [5] / TIMG7_C0 [6]	3	25	_	_	Standard
33	PB16		UART2_RX [2] / SPI1_SCK [3] / UART3_RTS [4] / TIMG8_C1 [5] / TIMG7_C1 [6]	4	26	-	_	Standard
43	PB17	A1_4 / COMP1_IN2-	UART2_TX [2] / SPI0_PICO [3] / SPI1_CS1 [4] / TIMA1_C0 [5] / TIMA0_C2 [6]	14	36	-	_	Standard
44	PB18	A1_5 / COMP1_IN2+	UART2_RX [2] / SPI0_SCK [3] / SPI1_CS2 [4] / TIMA1_C1 [5] / TIMA0_C2N [6]	15	37	_	_	Standard
45	PB19	A1_6 / COMP2_IN1+ / OPA1_IN0+	COMP2_OUT [2] / SPI0_POCI [3] / TIMG8_C1 [4] / UART0_CTS [5] / TIMG7_C1 [6]	16	38	-	_	Standard



### Table 6-2. Pin Attributes (continued)

			SIGNAL NAMES	Р	IN NL	JMBE	R	
PINCMx	PIN NAME	ANALOG	DIGITAL [PIN FUNCTION] (1)	64 LQFP	48 LQFP, VQFN	32 VQFN	28 VSSOP	IO STRUCTU RE
48	PB20	A0_6 / OPA1_IN0-	SPI0_CS2 [2] / SPI1_CS0 [3] / TIMA0_C2 [4] / TIMG12_C0 [5] / TIMA_FAL1 [6] / TIMA0_C1 [7] / TIMA1_C1N [8]	19	41	_	_	Standard
49	PB21	COMP2_IN0+	SPI1_POCI [2] / TIMG8_C0 [3]	20	_	_	_	Standard
50	PB22	COMP2_IN0-	SPI1_PICO [2] / TIMG8_C1 [3]	21	_	_	_	Standard
51	PB23		SPI1_SCK [2] / COMP0_OUT [3] / TIMA_FAL0 [4]	22	_	_	_	Standard
52	PB24	A0_5 / COMP1_IN1+	SPI0_CS3 [2] / SPI0_CS1 [3] / TIMA0_C3 [4] / TIMG12_C1 [5] / TIMA0_C1N [6] / TIMA1_C0N [7]	23	42	_	-	Standard
56	PB25	A0_4	UART0_CTS [2] / SPI0_CS0 [3] / TIMA_FAL2 [4]	27	_	_	-	Standard
57	PB26	COMP1_IN0+	UART0_RTS [2] / SPI0_CS1 [3] / TIMA0_C3 [4] / TIMG6_C0 [5] / TIMA1_C0 [6]	28	_	_	-	Standard
58	PB27	COMP1_IN0-	COMP2_OUT [2] / SPI1_CS1 [3] / TIMA0_C3N [4] / TIMG6_C1 [5] / TIMA1_C1 [6]	29	_	_	_	Standard

- (1) Set PINCM.PF and PINCM.PC in IOMUX to 0 for analog functions (for example, OPA inputs or outputs, and COMP inputs). Each digital I/O on a device is mapped to a specific Pin Control Management Register (PINCMx) which allows users to configure the desired Pin Function using the PINCM.PF control bits.
- (2) Standard with Wake allows the I/O to wake up the device from the lowest low-power mode of SHUTDOWN. All I/O can be configured to wakeup the MCU from higher low-power modes. See section *GPIO FastWake* in the *MSPM0 G-Series 80MHz Microcontrollers Technical Reference Manual* for details.

# 6.3 Signal Descriptions

Many MSPM0 signals are made available on multiple device pins. The following list describes the column headers:

- 1. **SIGNAL NAME**: The name of the signal which can be connected to one of the specified pins.
- 2. **PIN TYPE**: The signal direction and signal type:
  - I = Input
  - O = Output
  - IO = Input, output, or simultaneous input and output
  - ID = Input with open-drain behavior
  - OD = Output with open-drain behavior
  - IOD = Input, output, or simultaneous input and output with open-drain behavior
  - A = Analog
  - PWR = Power function
- 3. **DESCRIPTION**: A description of the signal.
- 4. **PIN**: Associated pin number.

For additional information on the pin multiplexing scheme, refer to the IOMUX chapter of the MSPM0 G-Series 80MHz Microcontrollers Technical Reference Manual.

#### Note

The IOMUX only supports connecting one IOMUX-managed digital function to the pin at the same time. However, non-IOMUX managed signals (such as analog inputs and WAKE inputs) can be enabled on a pin at the same time that an IOMUX managed digital function is enabled on the pin. In this case, the designer must verify that no contention exists between the functions enabled on each pin.



# **Table 6-3. Signal Descriptions**

NAME	FUNCTION	CICNAL		Pil.		o o. o.g.	DIN TYPE	
ADC  AO_0	FUNCTION	SIGNAL NAME	04				PIN TYPE	DESCRIPTION
A0_1		IVAIIL	64 PM				. ,	
A0_2	ADC	A0_0	31	47	31	2	I	ADC0 analog input 0
A0_3		A0_1	30	46	30	1	I	ADC0 analog input 1
A0_4		A0_2	26	45	29	28	I	ADC0 analog input 2
A0_5		A0_3	25	44	28	27	I	ADC0 analog input 3
A0_6		A0_4	27	-	_	_	I	ADC0 analog input 4
A0_7		A0_5	23	42	_	_	I	ADC0 analog input 5
A_12		A0_6	19	41	_	_	I	ADC0 analog input 6
A1_0		A0_7	18	40	26	25	I	ADC0 analog input 7
A1_1		A0_12	7	29	18	17	I	ADC0 analog input 12
A1_2		A1_0	8	30	19	18	I	ADC1 analog input 0
A1_3		A1_1	9	31	20	19	I	ADC1 analog input 1
A1_4		A1_2	10	32	21	20	I	ADC1 analog input 2
A1_5		A1_3	11	33	22	21	I	ADC1 analog input 3
A   6		A1_4	14	36	_	_	I	ADC1 analog input 4
A1_7		A1_5	15	37	_	_	I	ADC1 analog input 5
BSL   BSL   mysek   11   33   22   21   1   Input pin used to invoke bootloader		A1_6	16	38	_	_	I	ADC1 analog input 6
BSL (IPC)		A1_7	17	39	25	24	I	ADC1 analog input 7
BSLSDA   33	BSL	BSL_invoke	11	33	22	21	I	Input pin used to invoke bootloader
BSL (UART)   BSLRX   57   19   15   16   I   Default UART BSL receive	BSL (I <sup>2</sup> C)	BSLSCL	34	2	2	5	I/O	Default I <sup>2</sup> C BSL clock
BSLTX   56   18   14   15   O   Default UART BSL transmit		BSLSDA	33	1	1	4	I/O	Default I <sup>2</sup> C BSL data
CAN CAN_TX	BSL (UART)	BSLRX	57	19	15	16	ı	Default UART BSL receive
Clock		BSLTX	56	18	14	15	0	Default UART BSL transmit
Clock	CAN	CAN_TX	1			1	0	CAN-FD transmit data
18		CAN_RX			l	2	I	CAN-FD receive data
HFXIN	Clock	CLK_OUT	18 39 49 55 56	13 17 18 29	13 14 18	15 17	0	Configurable clock output
HFXOUT		HFCLK_IN	46	12	10	13	I	Digital high-frequency clock input
LFCLK_IN		HFXIN	45	11	9	12	I	Input for high-frequency crystal oscillator HFXT
LFXIN 43 9 7 10 I Input for low-frequency crystal oscillator LFXT  LFXOUT 44 10 8 11 O Output of low-frequency crystal oscillator LFXT  ROSC 42 8 6 9 I External resistor used for improving oscillator accuracy  Comparator COMP0_IN0- 31 47 31 2 I Comparator 0 inverting input 0  COMP0_IN0+ 30 46 30 1 I Comparator 0 noninverting input 0  COMP0_IN1- 10 32 21 20 I Comparator 0 inverting input 1  COMP0_IN1+ 11 33 22 21 I Comparator 0 noninverting input 1  COMP0_IN2- 6 28 17 - I Comparator 0 inverting input 2		HFXOUT	46	12	10	13	0	Output for high-frequency crystal oscillator HFXT
LFXOUT		LFCLK_IN	44	10	8	11	I	Digital low-frequency clock input
ROSC   42   8   6   9   I   External resistor used for improving oscillator accuracy		LFXIN	43	9	7	10	I	Input for low-frequency crystal oscillator LFXT
Comparator         COMP0_IN0-         31         47         31         2         I         Comparator 0 inverting input 0           COMP0_IN0+         30         46         30         1         I         Comparator 0 noninverting input 0           COMP0_IN1-         10         32         21         20         I         Comparator 0 inverting input 1           COMP0_IN1+         11         33         22         21         I         Comparator 0 noninverting input 1           COMP0_IN2-         6         28         17         -         I         Comparator 0 inverting input 2		LFXOUT	44	10	8	11	0	Output of low-frequency crystal oscillator LFXT
COMP0_IN0+ 30 46 30 1 I Comparator 0 noninverting input 0  COMP0_IN1- 10 32 21 20 I Comparator 0 inverting input 1  COMP0_IN1+ 11 33 22 21 I Comparator 0 noninverting input 1  COMP0_IN2- 6 28 17 - I Comparator 0 inverting input 2		ROSC	42	8	6	9	I	External resistor used for improving oscillator accuracy
COMP0_IN1-         10         32         21         20         I         Comparator 0 inverting input 1           COMP0_IN1+         11         33         22         21         I         Comparator 0 noninverting input 1           COMP0_IN2-         6         28         17         -         I         Comparator 0 inverting input 2	Comparator	COMP0_IN0-	31	47	31	2	I	Comparator 0 inverting input 0
COMP0_IN1+ 11 33 22 21 I Comparator 0 noninverting input 1 COMP0_IN2- 6 28 17 - I Comparator 0 inverting input 2		COMP0_IN0+	30	46	30	1	I	Comparator 0 noninverting input 0
COMP0_IN2- 6 28 17 - I Comparator 0 inverting input 2		COMP0_IN1-	10	32	21	20	I	Comparator 0 inverting input 1
		COMP0_IN1+	11	33	22	21	I	Comparator 0 noninverting input 1
COMP0_IN2+ 7 29 18 17 I Comparator 0 noninverting input 2		COMP0_IN2-	6	28	17	_	I	Comparator 0 inverting input 2
		COMP0_IN2+	7	29	18	17	I	Comparator 0 noninverting input 2



FINISHES	010::::				gnai De		s (continued)		
FUNCTION	SIGNAL NAME			NO. <sup>(1)</sup>	1	PIN TYPE	DESCRIPTION		
	NAME.	64 PM	48 PT, RGZ	32 RHB	28 DGS28				
	COMP0_IN3+	8	30	19	18	I	Comparator 0 noninverting input 3		
	COMP0_OUT	22 49 57	13 19	11 15	16	0	Comparator 0 output		
	COMP1_IN0-	29	_	_	_	I	Comparator 1 inverting input 0		
	COMP1_IN0+	28	_	_	_	I	Comparator 1 noninverting input 0		
	COMP1_IN1-	24	43	27	26	I	Comparator 1 inverting input 1		
	COMP1_IN1+	23	42	_	_	I	Comparator 1 noninverting input 1		
	COMP1_IN2-	14	36	_	_	I	Comparator 1 inverting input 2		
	COMP1_IN2+	15	37	_	_	I	Comparator 1 noninverting input 2		
	COMP1_IN3+	8	30	19	18	I	Comparator 1 noninverting input 3		
	COMP1_OUT	43 60 62	9 22	7	10	0	Comparator 1 output		
	COMP2_IN0-	21	_	_	_	I	Comparator 2 inverting input 0		
	COMP2_IN0+	20	_	_	_	I	Comparator 2 noninverting input 0		
	COMP2_IN1-	17	39	25	24	I	Comparator 2 inverting input 1		
	COMP2_IN1+	16	38	_	_	I	Comparator 2 noninverting input 1		
	COMP2_OUT	9 16 29	31 38	20	19	0	Comparator 2 output		
DAC	DAC_OUT	8	30	19	18	0	DAC output		
Debug	SWCLK	13	35	24	23	I	Serial wire debug input clock		
	SWDIO	12	34	23	22	I/O	Serial wire debug data input/output		
FCC	FCC_IN	5 9 33 45	1 11 27 31	1 9 16 20	4 12 19	I	Frequency clock counter input		
General-	GPAMP_IN+	30	46	30	1	I	GPAMP noninverting terminal input		
Purpose Amplifier	GPAMP_IN-	11	33	22	21	I	GPAMP inverting terminal input		
, arripililer	GPAMP_OUT	18	40	26	25	0	GPAMP output		
GPIO	PA0	33	1	1	4	I/O	General-purpose digital I/O with wake up from SHUTDOWN		
	PA1	34	2	2	5	I/O	General-purpose digital I/O with wake up from SHUTDOWN		
	PA2	42	8	6	9	I/O	General-purpose digital I/O		
	PA3	43	9	7	10	I/O	General-purpose digital I/O		
	PA4	44	10	8	11	I/O	General-purpose digital I/O		
	PA5	45	11	9	12	I/O	General-purpose digital I/O		
	PA6	46	12	10	13	I/O	General-purpose digital I/O		
	PA7	49	13	11	_	I/O	General-purpose digital I/O		
	PA8	54	16	12	_	I/O	General-purpose digital I/O		
	PA9	55	17	13	14	I/O	General-purpose digital I/O		
	PA10	56	18	14	15	I/O	General-purpose digital I/O with wake up from SHUTDOWN		
	PA11	57	19	15	16	I/O	General-purpose digital I/O with wake up from SHUTDOWN		
	PA12	5	27	16	_	I/O	General-purpose digital I/O		



FUNCTION	SIGNAL			6-3. Signal Des		PIN TYPE	DESCRIPTION			
FUNCTION	NAME	64 PM	48 PT,	32	28	(2)	DESCRIPTION			
			RGZ	RHB	DGS28					
	PA13	6	28	17	_	I/O	General-purpose digital I/O			
	PA14	7	29	18	17	I/O	General-purpose digital I/O			
	PA15	8	30	19	18	I/O	General-purpose digital I/O			
	PA16	9	31	20	19	I/O	General-purpose digital I/O			
	PA17	10	32	21	20	I/O	General-purpose digital I/O with wake up from SHUTDOWN			
	PA18	11	33	22	21	I/O	General-purpose digital I/O with wake up from SHUTDOWN			
	PA19	12	34	23	22	I/O	General-purpose digital I/O			
	PA20	13	35	24	23	I/O	General-purpose digital I/O			
	PA21	17	39	25	24	I/O	General-purpose digital I/O			
	PA22	18	40	26	25	I/O	General-purpose digital I/O			
	PA23	24	43	27	26	I/O	General-purpose digital I/O			
	PA24	25	44	28	27	I/O	General-purpose digital I/O			
	PA25	26	45	29	28	I/O	General-purpose digital I/O			
	PA26	30	46	30	1	I/O	General-purpose digital I/O			
	PA27	31	47	31	2	I/O	General-purpose digital I/O			
	PA28	35	3	-	_	I/O	General-purpose digital I/O with wake up from SHUTDOWN			
	PA29	36	_	_	_	I/O	General-purpose digital I/O			
	PA30	37	_	_	_	I/O	General-purpose digital I/O			
	PA31	39	5	-	_	I/O	General-purpose digital I/O with wake up from SHUTDOWN			
	PB0	47	_	_	_	I/O	General-purpose digital I/O			
	PB1	48	_	_	_	I/O	General-purpose digital I/O			
	PB2	50	14	_	_	I/O	General-purpose digital I/O			
	PB3	51	15	_	_	I/O	General-purpose digital I/O			
	PB4	52	_	_	_	I/O	General-purpose digital I/O			
	PB5	53	_	_	_	I/O	General-purpose digital I/O			
	PB6	58	20	_	_	I/O	General-purpose digital I/O			
	PB7	59	21	_	_	I/O	General-purpose digital I/O			
	PB8	60	22	_	_	I/O	General-purpose digital I/O			
	PB9	61	23	_	_	I/O	General-purpose digital I/O			
	PB10	62	_		_	I/O	General-purpose digital I/O			
	PB11	63	_	_	_	I/O	General-purpose digital I/O			
	PB12	64	_	_	_	I/O	General-purpose digital I/O			
	PB13	1	_	_	_	I/O	General-purpose digital I/O			
	PB14	2	24	_	_	I/O	General-purpose digital I/O			
	PB15	3	25	_	_	I/O	General-purpose digital I/O			
	PB16	4	26	_	_	I/O	General-purpose digital I/O			
	PB17	14	36	_	_	1/0	General-purpose digital I/O			
	PB18	15	37	_	_	1/0	General-purpose digital I/O			
	PB19	16	38	_	_	I/O	General-purpose digital I/O			
	PB20	19	41			I/O	General-purpose digital I/O			
				_	_					
	PB21	20	_	_	_	I/O	General-purpose digital I/O			



		Table 6-3. Signal Des						
FUNCTION	SIGNAL NAME				T	PIN TYPE	DESCRIPTION	
	IVANIE	64 PM	48 PT, RGZ	32 RHB	28 DGS28			
	PB22	21	_	_	_	I/O	General-purpose digital I/O	
	PB23	22	_	_	_	I/O	General-purpose digital I/O	
	PB24	23	42	_	_	I/O	General-purpose digital I/O	
	PB25	27	_	_	_	I/O	General-purpose digital I/O	
	PB26	28	_	_	_	I/O	General-purpose digital I/O	
	PB27	29	_	_	_	I/O	General-purpose digital I/O	
<sup>2</sup> C	I2C0_SCL	34 39 57	2 5 19	2 15	5 16	I/O	I2C0 serial clock	
	I2C0_SDA	33 35 56	1 3 18	1 14	4 15	I/O	I2C0 serial data	
	12C1_SCL	8 10 36 44 50 57	10 14 19 30 32	8 15 19 21	11 16 18 20	I/O	I2C1 serial clock	
	I2C1_SDA	9 11 37 43 51 56	9 15 18 31 33	7 14 20 22	10 15 19 21	I/O	I2C1 serial data	
Operational Amplifier with Chopping Zero-Drift Op- Amp)	OPA0_IN0+	30	46	30	1	I	OPA0 noninverting terminal input 0	
	OPA0_IN1+	26	45	29	28	I	OPA0 noninverting terminal input 1	
	OPA0_IN2+	8	30	19	18	I	OPA0 noninverting terminal input 2	
	OPA0_IN0-	31	47	31	2	I	OPA0 inverting terminal input 0	
	OPA0_IN1-	25	44	28	27	I	OPA0 inverting terminal input 1	
	OPA0_OUT	18	40	26	25	0	OPA0 output	
	OPA1_IN0+	16	38	_	_	I	OPA1 noninverting terminal input 0	
	OPA1_IN1+	11	33	22	21	I	OPA1 noninverting terminal input 1	
	OPA1_IN2+	8	30	19	18	I	OPA1 noninverting terminal input 2	
	OPA1_IN0-	19	41	_	_	I	OPA1 inverting terminal input 0	
	OPA1_IN1-	10	32	21	20	I	OPA1 inverting terminal input 1	
	OPA1_OUT	9	31	20	19	0	OPA1 output	
Power	VSS	41	7	5	8	Р	Ground supply	
	VDD	40	6	4	7	Р	Power supply	
	VCORE	32	48	32	3	Р	Regulated core power supply output	
	QFN Pad	_	Pad	Pad	_	Р	QFN package exposed thermal pad. TI recommends connection to V <sub>SS</sub> .	
RTC	RTC_OUT	31 55	17 47	13 31	2 14	0	RTC clock output	
SPI	SPI0_CS0	27 42 54	8 16	6 12	9	I/O	SPI0 chip-select 0	



FUNCTION	SICNAL		PIN NO. (1)		giiai De			
FUNCTION	SIGNAL NAME	64 PM	48 PT, RGZ	32 RHB	28 DGS28	PIN TYPE	DESCRIPTION	
	SPI0_CS1	23 28 43 58	9 20 42	7	10	I/O	SPI0 chip-select 1	
	SPI0_CS2	19 25 59	21 41 44	28	27	I/O	SPI0 chip-select 2	
	SPI0_CS3	2 23 24	24 42 43	27	26	I/O	SPI0 chip-select 3	
	SPI0_SCK	5 15 46 57	12 19 27 37	10 15 16	13 16	I/O	SPI0 clock signal input – SPI peripheral mode Clock signal output – SPI controller mode	
	SPI0_POCI	6 16 44 56	10 18 28 38	8 14 17	11 15	I/O	SPI0 controller in/peripheral out	
	SPI0_PICO	7 14 45 55	11 17 29 36	9 13 18	12 14 17	I/O	SPI0 controller out/peripheral in	
	SPI1_CS0	19 30 42 58	8 20 41 46	6 30	1 9	I/O	SPI1 chip-select 0	
	SPI1_CS1	14 29 31	36 47	31	2	I/O	SPI1 chip-select 1	
	SPI1_CS2	8 15 47	30 37	19	18	I/O	SPI1 chip-select 2	
	SPI1_CS3	2 26 48	24 45	29	28	I/O	SPI1 chip-select 3	
	SPI1_SCK	4 10 22 61	23 26 32	21	20	I/O	SPI1 clock signal input – SPI peripheral mode Clock signal output – SPI controller mode	
	SPI1_POCI	2 9 20 59	21 24 31	20	19	I/O	SPI1 controller in/peripheral out	
	SPI1_PICO	3 11 21 60	22 25 33	22	21	I/O	SPI1 controller out/peripheral in	
System	NRST	38	4	3	6	I	Reset input active low	
Timer	TIMG0_C0	5 24 45 62	11 27 43	9 16 27	12 26	I/O	General purpose timer 0 CCR0 capture input/ compare output	
	TIMG0_C1	6 25 46 63	12 28 44	10 17 28	13 27	I/O	General purpose timer 0 CCR1 capture input/ compare output	



FUNCTION	FUNCTION SIGNAL PIN NO. (1)		giiai De	PIN TYPE	DESCRIPTION		
TONOTION	NAME	64 PM	48 PT, RGZ	32 RHB	28 DGS28	(2)	BESSIAI TISK
	TIMG6_C0	17 28 36 45 50 58 62	11 14 20 39	9 25	12 24	I/O	General purpose timer 6 CCR0 capture input/ compare output
	TIMG6_C1	18 29 37 46 51 59 63	12 15 21 40	10 26	13 25	I/O	General purpose timer 6 CCR1 capture input/ compare output
	TIMG7_C0	3 10 24 30 35 43	3 9 25 32 43 46	7 21 27 30	1 10 20 26	I/O	General purpose timer 7 CCR1 capture input/ compare output
	TIMG7_C1	4 11 16 25 31 39 42 44 49	5 8 10 13 26 33 38 44 47	6 8 11 22 28 31	2 9 11 21 27	I/O	General purpose timer 7 CCR1 capture input/ compare output
	TIMG8_C0	3 17 20 24 30 34 36 43 45 49 58 62	2 9 11 13 20 25 39 43 46	2 7 9 11 25 27 30	1 5 10 12 24 26	I/O	General purpose timer 8 CCR0 capture input/ compare output
	TIMG8_C1	4 16 18 21 31 33 37 42 44 46 59 63	1 8 10 12 21 26 38 40 47	1 6 8 10 26 31	2 4 9 11 13 25	I/O	General purpose timer 8 CCR1 capture input/ compare output
	TIMG8_IDX	2 8 34 49	2 13 24 30	2 11 19	5 18	I	General purpose timer 8 quadrature encoder index pulse input



FUNCTION	SIGNAL			NO. <sup>(1)</sup>	giiai De	PIN TYPE	DESCRIPTION
TOROTION	NAME	64 PM	48 PT,	32	28	(2)	DESCRIPTION
			RGZ	RHB	DGS28		
	TIMG12_C0	1 7 19 56	18 29 41	14 18	15 17	I/O	32-bit general purpose timer 0 CCR0 capture input/compare output
	TIMG12_C1	2 23 26 39	5 24 42 45	29	28	I/O	32-bit general purpose timer 0 CCR1 capture input/compare output
	TIMA0_C0	2 17 33 54 60	1 16 22 24 39	1 12 25	4 24	I/O	Advanced control timer 0 CCR0 capture input/compare output
	TIMA0_C0N	18 55 61	17 23 40	13 26	14 25	I/O	Advanced control timer 0 CCR0 compare output (inverting)
	TIMA0_C1	18 34 43 49 55 61 64	2 9 17 23 40 41	2 7 11 13 26	5 10 14 25	I/O	Advanced control timer 0 CCR1 capture input/ compare output
	TIMA0_C1N	1 19 23 26 44 55	10 17 41 42 45	8 13 29	11 14 28	I/O	Advanced control timer 0 CCR1 compare output (inverting)
	TIMA0_C2	8 14 19 43 47 49 52 56 64	9 13 18 30 36 41	7 11 14 19	10 15 18	I/O	Advanced control timer 0 CCR2 capture input/ compare output
	TIMA0_C2N	9 15 46 48 53 57	12 19 31 37	10 15 20	13 16 19	I/O	Advanced control timer 0 CCR2 compare output (inverting)
	TIMA0_C3	1 5 10 23 24 26 28 35 44 50	3 10 14 27 32 42 43 45	8 16 21 27 29	11 20 26 28	I/O	Advanced control timer 0 CCR3 capture input/ compare output



FUNCTION	CIONA	Table 6-3. Sign							
FUNCTION	SIGNAL NAME	04 514				PIN TYPE	DESCRIPTION		
		64 PM	48 PT, RGZ	32 RHB	28 DGS28				
	TIMA0_C3N	6 11 25 29 39 51	5 15 28 33 44	17 22 28	21 27	I/O	Advanced control timer 0 CCR3 compare output (inverting)		
	TIMA1_C0	8 10 14 28 35 47 50 52 56	3 14 18 30 32 36	14 19 21	15 18 20	I/O	Advanced control timer 1 CCR0 capture input/ compare output		
	TIMA1_C0N	8 23 52 54 58	16 20 30 42	12 19	18	I/O	Advanced control timer 0 CCR3 compare output (inverting)		
	TIMA1_C1	9 11 15 25 29 39 48 51 53 57	5 15 19 31 33 37 44	15 20 22 28	16 19 21 27	I/O	Advanced control timer 1 CCR1 capture input/ compare output		
	TIMA1_C1N	9 19 53 55 59	17 21 31 41	13 20	14 19	I/O	Advanced control timer 1 CCR1 compare output (inverting)		
	TIMA_FAL0	22 30 35 46	3 12 46	10 30	1 13	I	Advanced control timer 0 fault handling input		
	TIMA_FAL1	19 33 45 64	1 11 41	1 9	4 12	I	Advanced control timer 1 fault handling input		
	TIMA_FAL2	27 31 34	2 47	2 31	2 5	I	Advanced control timer 2 fault handling input		
UART	UART0_TX	33 35 47 56	1 3 18	1 14	4 15	0	UART0 transmit data		
	UART0_RX	34 39 48 57	2 5 19	2 15	5 16	I	UART0 receive data		
	UART0_CTS	7 16 27 55	17 29 38	13 18	14 17	I	UART0 "clear to send" flow control input		



FUNCTION	SIGNAL	PIN NO. (1)				PIN TYPE	DESCRIPTION	
FUNCTION	NAME	64 PM	48 PT,	32	28	(2)	DESCRIPTION	
		04 PIVI	RGZ	RHB	DGS28			
	UARTO_RTS	8 28 54	16 30	12 19	18	0	UART0 "request to send" flow control output	
	UART1_TX	10 52 54 58	16 20 32	12 21	20	0	UART1 transmit data	
	UART1_RX	11 53 55 59	17 21 33	13 22	14 21	I	UART1 receive data	
	UART1_CTS	17 50 60	14 22 39	25	24	I	UART1 "clear to send" flow control input	
	UART1_RTS	18 51 61	15 23 40	26	25	0	UART1 "request to send" flow control output	
	UART2_TX	3 14 17 24	25 36 39 43	25 27	24 26	0	UART2 transmit data	
	UART2_RX	4 15 18 25	26 37 40 44	26 28	25 27	I	UART2 receive data	
	UART2_CTS	37 43 50 58	9 14 20	7	10	I	UART2 "clear to send" flow control input	
	UART2_RTS	36 44 51 59	10 15 21	8	11	0	UART2 "request to send" flow control output	
	UART3_TX	7 30 50 64	14 29 46	18 30	1 17	0	UART3 transmit data	
	UART3_RX	T3_RX		I	UART3 receive data			
	UART3_CTS	3 5 24 52	25 27 43	16 27	26	I	UART3 "clear to send" flow control input	
	UART3_RTS	4 6 25 53	26 28 44	17 28	27	0	UART3 "request to send" flow control output	
Voltage Reference (3)	VREF+	24	43	27	26	I/O	Voltage reference (VREF) power supply - external reference input / internal reference output	
	VREF-	17	39	25	24	I/O	Voltage reference (VREF) ground supply - external reference input / internal reference output	

<sup>(1) – =</sup> not available

<sup>(2)</sup> I = input, O = output, I/O = input or output, P = power



(3) When using VREF± to bring in an external voltage reference for analog peripherals such as the ADC, a decoupling capacitor must be placed on VREF+ to VREF-/GND with a capacitance based on the external reference source

### **6.4 Connections for Unused Pins**

Table 6-4 lists the correct termination of unused pins.

### **Table 6-4. Connection of Unused Pins**

PIN <sup>(1)</sup>	POTENTIAL	COMMENT
PAx and PBx	Open	Set corresponding pin functions to GPIO (PINCMx.PF = 0x1) and configure unused pins to output low or input with the internal pullup or pulldown resistor enabled.
NRST	VCC	NRST is an active-low reset signal. Pull the pin high to VCC, or the device cannot start. For more information, see Section 9.1.

(1) Any unused pin with a function that is shared with general-purpose I/O must follow the "PAx and PBx" unused pin connection guidelines.

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated



# 7 Specifications

### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
VDD	Supply voltage	At VDD pin	-0.3	4.1	V
VI	Input voltage	Applied to any 5-V tolerant open-drain pins	-0.3	5.5	V
Vı	Input voltage	Applied to any common tolerance pins	-0.3	V <sub>DD</sub> + 0.3 (4.1 MAX)	V
IVDD (S	Current into VDD pin (source) (4)	-40°C ≤ T <sub>j</sub> ≤ 130°C		80	mA
	(source) (4)	-40°C ≤ T <sub>j</sub> ≤ 90°C		100	mA
I <sub>VSS</sub>	Current out of VSS pin (sink) (4)	-40°C ≤ T <sub>j</sub> ≤ 130°C		80	mA
	(SITIK) (7	-40°C ≤ T <sub>j</sub> ≤ 90°C		100	mA
	Current of SDIO pin	Current sunk or sourced by SDIO pin		-0.3 4.1 -0.3 5.5 -0.3 V <sub>DD</sub> + 0.3 (4.1 MAX) 80 100 80	mA
	Current of HSIO pin	Current sunk or sourced by HSIO pin		6	mA
IIO	Current of HDIO pin	Current sunk or sourced by HDIO pin		20	mA
	Current of ODIO pin	Current sunk by ODIO pin		20	mA
I <sub>D</sub>	Supported diode current <sup>(3)</sup>	Diode current at any device pin	-2	+2	mA
T <sub>A</sub>	Ambient Temperature	Ambient Temperature	-40	125	°C
TJ	Junction temperature	Junction temperature	-40	130	°C
T <sub>stg</sub>	Storage temperature <sup>(2)</sup>	Storage temperature <sup>(2)</sup>	-40	150	°C

- (1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
- (2) Higher temperatures may be applied during board soldering according to the current JEDEC J-STD-020 specification with peak reflow temperatures not higher than classified on the device label on the shipping boxes or reels.
- (3) PA21 has an internal connection for testing purposes, there is no injection current allowed on this pin.
- (4) For applications running at VDD=1.62V, I\_VDD/I\_VSS<=20mA is required to ensure device functionality

### 7.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins <sup>(1)</sup>	±2000	V
V <sub>(ESD)</sub>	Electrostatic discrarge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	±500	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

# 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
VDD	Supply voltage	1.62		3.6	V
VCORE	Voltage on VCORE pin (2)		1.35		V
C <sub>VDD</sub>	Capacitor connected between VDD and VSS (1)		10		uF
C <sub>VCORE</sub>	Capacitor connected between VCORE and VSS (1) (2)		470		nF
T <sub>A</sub>	Ambient temperature, S version	-40		125	°C
TJ	Max junction temperature, S version			130	°C



# 7.3 Recommended Operating Conditions (continued)

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
	MCLK, CPUCLK frequency with 2 flash wait states (3)			80	
f <sub>MCLK</sub> (PD1 bus clock)	MCLK, CPUCLK frequency with 1 flash wait state (3)			48	MHz
	MCLK, CPUCLK frequency with 0 flash wait states (3)			24	
f <sub>ULPCLK</sub> (PD0 bus clock)	ULPCLK frequency			40	MHz

- (1) Connect C<sub>VDD</sub> and C<sub>VCORE</sub> between VDD/VSS and VCORE/VSS, respectively, as close to the device pins as possible. A low-ESR capacitor with at least the specified value and tolerance of ±20% or better is required for C<sub>VDD</sub> and C<sub>VCORE</sub>.
- (2) The VCORE pin must only be connected to C<sub>VCORE</sub>. Do not supply any voltage or apply any external load to the VCORE pin.
- Wait states are managed automatically by the system controller (SYSCTL) and do not need to be configured by application software unless MCLK is sourced from a high speed clock source (HSCLK sourced from HFCLK or SYSPLL).

#### 7.4 Thermal Information

	THERMAL METRIC(1)	PACKAGE	VALUE	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance		61.8	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance		22.0	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	LOED C4 (DM)	33.0	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	LQFP-64 (PM)	1.7	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter		32.7	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance		N/A	°C/W
$R_{\theta JA}$	Junction-to-ambient thermal resistance		30.1	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance		20.7	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	VQFN-48 (RGZ)	12.5	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	VQFN-40 (KGZ)	0.3	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter		12.4	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance		4.2	°C/W
$R_{\theta JA}$	Junction-to-ambient thermal resistance		69.2	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance		27.4	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	LQFP-48 (PT)	32.6	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	LQFP-40 (PT)	2.6	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter		32.3	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance		N/A	°C/W
$R_{\theta JA}$	Junction-to-ambient thermal resistance		32.1	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance		23.6	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	VOEN 33 (DUD)	13.0	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	VQFN-32 (RHB)	0.3	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter		13.0	°C/W
R <sub>0</sub> JC(bot)	Junction-to-case (bottom) thermal resistance		3.3	°C/W

Submit Document Feedback



# 7.4 Thermal Information (continued)

	THERMAL METRIC(1)	PACKAGE	VALUE	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance		78.9	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance		38.6	°C/W
R <sub>0JB</sub>	Junction-to-board thermal resistance	VSSOP-28 (DGS28)	41.3	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	V330F-26 (DG326)	3.4	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter		41.0	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance		N/A	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



# 7.5 Supply Current Characteristics

### 7.5.1 RUN/SLEEP Modes

VDD=3.3V. All inputs tied to 0V or VDD. Outputs do not source or sink any current. All peripherals are disabled.

	PARAMETER	MCLK	-40	)°C	25	°C	85	°C	105	5°C	125	5°C	UNIT
	PARAMETER	WICLK	TYP	MAX	UNII								
RUN Mode												•	
	MCLK=SYSPLL,	80MHz	8		8.1		8.2		8.4		8.7		
	SYSPLLREF=SYSOSC, CoreMark, execute from flash	48MHz	5		4.9		5.3		5.2		5.8		
	MCLK=SYSOSC, CoreMark,	32MHz	3.5		3.6		3.8		3.9		4.2		
IDD	execute from flash	4MHz	0.7		0.7		0.8		1.0		1.4		mA
IDD <sub>RUN</sub>	MCLK=SYSPLL,	80MHz	6.2		6.3		6.5		6.6		7		IIIA
	SYSPLLREF=SYSOSC, CoreMark, execute from SRAM	48MHz	3.9		4		4.2		4.6		5.0		
	MCLK=SYSOSC, CoreMark,	32MHz	2.6		2.7		2.8		3.0		3.4		
	execute from SRAM	4MHz	0.6		0.6		0.8		0.9		1.2		
IDD <sub>RUN</sub> ,	MCLK=SYSPLL, SYSPLLREF=SYSOSC, CoreMark, execute from flash	80MHz	100		101		103		105		109		A (8.41.1
per MHz	MCLK=SYSPLL, SYSPLLREF=SYSOSC, While(1), execute from flash	80MHz	54	63	55	66	57	70	58	78	64	85	uA/MHz
SLEEP Mod	de												
	MCLK=SYSPLL,	80MHz	3127	3280	3189	3400	3334	3893	3474	4402	3800	5509	uA
IDD <sub>SLEEP</sub>	SYSPLLREF=SYSOSC, CPU is halted	48MHz	2134	2416	2183	2500	2325	2885	2465	3404	2785	4400	uA
- SELEF	MCLK=SYSOSC, CPU is halted	32MHz	1436	1525	1473	1593	1608	2113	1745	2626	2094	3731	uA
	MCLK=SYSOSC, CPU is halted	4MHz	463	530	487	620	662	1220	738	1640	1640	2834	uA
IDD <sub>SLEEP</sub> p er MHz	MCLK=SYSPLL, SYSPLLREF=SYSOSC, CPU is halted	80MHz	39		40		42		43		48		uA/MHz

### 7.5.2 STOP/STANDBY Modes

VDD=3.3V. All inputs tied to 0V or VDD. Outputs do not source or sink any current. All peripherals not noted are disabled.

	PARAMETER	ULPCLK	-40	°C	25	°C	85	°C	105	5°C	125	5°C	UNIT
	PARAMETER	ULPCLK	TYP	MAX	UNII								
STOP Mod	е												
IDD <sub>STOP0</sub>	SYSOSC=32MHz, USE4MHZSTOP=0, DISABLESTOP=0	- 4MHz	352	444	360	450	364	474	370	504	381	577	
IDD <sub>STOP1</sub>	SYSOSC=4MHz, USE4MHZSTOP=1, DISABLESTOP=0	- 4IVINZ	184	205	190	210	195	250	200	260	213	300	uA
IDD <sub>STOP2</sub>	SYSOSC off, DISABLESTOP=1, ULPCLK=LFCLK	32kHz	45	64	47	67	54	90	59	130	71	170	
STANDBY	TANDBY Mode												



## 7.5.2 STOP/STANDBY Modes (continued)

VDD=3.3V. All inputs tied to 0V or VDD. Outputs do not source or sink any current. All peripherals not noted are disabled.

	PARAMETER	ULPCLK	-40	Õ	25	°C	85	°C	105	5°C	125	5°C	UNIT
	PANAMETEN	OLFOLK	TYP	MAX	ONIT								
IDD <sub>STBY0</sub>	LFCLK=LFXT, STOPCLKSTBY=0, RTC enabled		2	7	2	7	5	40	9	75	20	105	
	LFCLK=LFOSC, STOPCLKSTBY=1, RTC enabled	32kHz	1.4	6	1.5	7	4	40	8	70	16	100	uA
IDD <sub>STBY1</sub>	LFCLK=LFXT, STOPCLKSTBY=1, RTC enabled	32KHZ	1.4	3	1.5	4	4	40	8	70	16	100	uA
	LFCLK=LFXT, STOPCLKSTBY=1, GPIOA enabled		1.4	3	1.5	4	4	40	8	70	16	100	

### 7.5.3 SHUTDOWN Mode

All inputs tied to 0V or VDD. Outputs do not source or sink any current. Core regulator is powered down.

	PARAMETER		-40°C	25°C	85°C	105°C 125°C		UNIT
	FARAMETER	VDD	TYP MAX	TYP MAX	TYP MAX	TYP MAX	TYP MAX	ONII
IDD <sub>SHDN</sub>	Supply current in SHUTDOWN mode	3.3V	40	80	730	1730	4800	nA

# 7.6 Power Supply Sequencing

## 7.6.1 Power Supply Ramp

Figure 7-1 shows the relationships of POR-, POR+, BOR0-, and BOR0+ during powerup and powerdown.




Figure 7-1. Power Cycle POR and BOR Conditions

#### 7.6.1.1 POR and BOR

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		Rising			0.1	V/us
dVDD/dt	VDD (supply voltage) slew rate	Falling (1)			0.01	v/u5
		Falling, STANDBY			0.1	V/ms
V <sub>POR+</sub>	Dower on recet voltage level	Rising	0.95	1.30	1.59	V
V <sub>POR-</sub>	Power-on reset voltage level	Falling	0.9	1.25	1.54	V
V <sub>HYS, POR</sub>	POR hysteresis		30	58	74	mV



## 7.6.1.1 POR and BOR (continued)

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>BOR0+,</sub>		-40°C ≤ T <sub>a</sub> ≤ 25°C Cold start, rising	1.50	1.56	1.63	
COLD	Brown-out reset voltage level 0 (default level)	25°C ≤ T <sub>a</sub> ≤ 125°C Cold start, rising	1.51	1.58	1.65	V
V <sub>BOR0+</sub>		Rising (1)	1.56	1.59	1.62	•
V <sub>BOR0</sub> -		Falling (1)	1.55	1.58	1.61	
V <sub>BOR0, STBY</sub>		STANDBY mode	1.51	1.56	1.61	
V <sub>BOR1+</sub>		Rising (1)	2.13	2.17	2.21	
V <sub>BOR1</sub> -	Brown-out-reset voltage level 1	Falling (1)	2.10	2.14	2.18	V
V <sub>BOR1, STBY</sub>		STANDBY mode	2.06	2.13	2.20	
V <sub>BOR2+</sub>		Rising (1)	2.73	2.77	2.82	
V <sub>BOR2</sub> -	Brown-out-reset voltage level 2	Falling (1)	2.7	2.74	2.79	V
V <sub>BOR2, STBY</sub>		STANDBY mode	2.62	2.71	2.8	
V <sub>BOR3+</sub>		Rising (1)	2.88	2.96	3.04	
V <sub>BOR3</sub> -	Brown-out-reset voltage level 3	Falling (1)	2.85	2.93	3.01	V
V <sub>BOR3, STBY</sub>		STANDBY mode	2.82	2.92	3.02	
\/	Brown-out reset hysteresis	Level 0		15	21	mV
$V_{HYS,BOR}$	Diowir-out reset flysteresis	Levels 1-3		34	40	IIIV
T <sub>PD, BOR</sub>	BOR propagation delay	RUN/SLEEP/STOP mode			5	us
		STANDBY mode			100	us

<sup>(1)</sup> Device operating in RUN, SLEEP, or STOP mode.

# 7.7 Flash Memory Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Supply			'			
VDD <sub>PGM/ERASE</sub>	Program and erase supply voltage		1.62		3.6	V
IDD <sub>ERASE</sub>	Supply current from VDD during erase operation	Supply current delta			10	mA
IDD <sub>PGM</sub>	Supply current from VDD during program operation	Supply current delta			10	mA
Endurance						
NWEC(HI_ENDU RANCE)	Erase/program cycle endurance for chosen 32 sectors of flash (1)		100			k cycles
NWEC (NORMAL_ENDU RANCE)	Erase/program cycle endurance (Flash not used for HI_ENDURANCE) (1)		10			k cycles
NE <sub>(MAX)</sub>	Total erase operations before failure (2)		802			k erase operations
NW <sub>(MAX)</sub>	Write operations per word line before sector erase (3)				83	write operations
Retention			•			
t <sub>RET_85</sub>	Flash memory data retention	-40°C <= T <sub>j</sub> <= 85°C	60			years
t <sub>RET_105</sub>	Flash memory data retention	-40°C <= T <sub>j</sub> <= 105°C	11.4			years
Program and Eras	e Timing					
t <sub>PROG (WORD, 64)</sub>	Program time for flash word <sup>(4)</sup> <sup>(6)</sup>			50	275	μs



# 7.7 Flash Memory Characteristics (continued)

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PROG</sub> (SEC, 64)	Program time for 1kB sector (5) (6)			6.4		ms
t <sub>ERASE</sub> (SEC)	Sector erase time	≤2k erase/program cycles, T <sub>j</sub> ≥25°C		4	20	ms
t <sub>ERASE</sub> (SEC)	Sector erase time	≤10k erase/program cycles, T <sub>j</sub> ≥25°C		20	150	ms
t <sub>ERASE</sub> (SEC)	Sector erase time	<10k erase/program cycles		20	200	ms
t <sub>ERASE</sub> (BANK)	Bank erase time	<10k erase/program cycles		22	220	ms

- (1) Up to 32 application-chosen sectors from the main flash bank(s) or data bank can be used as high endurance sectors. This enables applications that frequently update flash data such as EEPROM emulation.
- (2) Total number of cumulative erase operations supported by the flash before failure. A sector erase or bank erase operation is considered to be one erase operation.
- (3) Maximum number of write operations allowed per word line before the word line must be erased. If additional writes to the same word line are required, a sector erase is required once the maximum number of write operations per word line is reached.
- (4) Program time is defined as the time from when the program command is triggered until the command completion interrupt flag is set in the flash controller.
- (5) Sector program time is defined as the time from when the first word program command is triggered until the final word program command completes and the interrupt flag is set in the flash controller. This time includes the time needed for software to load each flash word (after the first flash word) into the flash controller during programming of the sector.
- (6) Flash word size is 64 data bits (8 bytes). On devices with ECC, the total flash word size is 72 bits (64 data bits plus 8 ECC bits).

# 7.8 Timing Characteristics

VDD=3.3V, T<sub>a</sub>=25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
Wakeup	Timing				
t <sub>WAKE</sub> , SLEEP0	Wakeup time from SLEEP0 to RUN (1)		1.3		us
t <sub>WAKE</sub> , SLEEP1	Wakeup time from SLEEP1 to RUN (1)		1.5		us
t <sub>WAKE</sub> , SLEEP2	Wakeup time from SLEEP2 to RUN (1)		2.1		us
t <sub>WAKE</sub> , STANDBY0	Wakeup time from STANDBY0 to RUN		15.2		us
t <sub>WAKE</sub> , STANDBY1	Wakeup time from STANDBY1 to RUN		15.2		us
t <sub>WAKE</sub> , STOP0	Wakeup time from STOP0 to RUN (SYSOSC enabled) (1)		12.1		us
t <sub>WAKE</sub> , STOP1	Wakeup time from STOP1 to RUN (SYSOSC enabled) (1)		13.5		
t <sub>WAKE</sub> , STOP2	Wakeup time from STOP2 to RUN (SYSOSC disabled) (1)		12.9		us
t <sub>WAKEUP</sub>	Wakeup time from SHUTDOWN to	Fast boot enabled	240		
SHDN	RUN (2)	Fast boot disabled	252		us
Asynchr	onous Fast Clock Request Timing				
t <sub>DELAY,</sub> SLEEP1	Delay time from edge of asynchronous request to first 32MHz MCLK edge	Mode is SLEEP1	0.33		us
t <sub>DELAY,</sub> SLEEP2	Delay time from edge of asynchronous request to first 32MHz MCLK edge	Mode is SLEEP2	0.93		us
t <sub>DELAY,</sub> STANDBY0	Delay time from edge of asynchronous request to first 32MHz MCLK edge	Mode is STANDBY0	3.2		us
t <sub>DELAY,</sub> STANDBY1	Delay time from edge of asynchronous request to first 32MHz MCLK edge	Mode is STANDBY1	3.2		us



### 7.8 Timing Characteristics (continued)

VDD=3.3V, T<sub>a</sub>=25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN TYP MAX	UNIT
t <sub>DELAY,</sub> STOP0	Delay time from edge of asynchronous request to first 32MHz MCLK edge	Mode is STOP0	0.1	us
t <sub>DELAY,</sub> STOP1	Delay time from edge of asynchronous request to first 32MHz MCLK edge	Mode is STOP1	2.4	us
t <sub>DELAY,</sub> STOP2	Delay time from edge of asynchronous request to first 32MHz MCLK edge	Mode is STOP2	0.9	us
Startup 1	- Fiming			
t <sub>START,</sub>	Device cold startup time from reset/	Fast boot enabled	260	us
RESET	power-up <sup>(3)</sup>	Fast boot disabled	308	us
NRST Ti	ming			
t <sub>RST.</sub>	Pulse length on NRST pin to generate	ULPCLK≥4MHz	1.5	
BOOTRST	BOOTRST	ULPCLK=32kHz	80	us
t <sub>RST, POR</sub>	Pulse length on NRST pin to generate POR		1	s

<sup>(1)</sup> The wake-up time is measured from the edge of an external wake-up signal (GPIO wake-up event) to the time that the first instruction of the user program is executed, with glitch filter disabled (FILTEREN=0x0) and fast wake enabled (FASTWAKEONLY=1).

## 7.9 Clock Specifications

#### 7.9.1 System Oscillator (SYSOSC)

Over operating free-air temperature range (unless otherwise noted)). Test conditions indicate lifetime operation under the listed conditions.

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
	Factory trimmed SYSOSC frequency	SYSOSCCFG.FREQ=00 (BASE)		32	
	ractory trimined 3 (303C frequency	SYSOSCCFG.FREQ=01		4	
f <sub>SYSOSC</sub>	Hear trimmed SVSOSC frequency	SYSOSCCFG.FREQ=10, SYSOSCTRIMUSER.FREQ=10		24	MHz
	User trimmed SYSOSC frequency	SYSOSCCFG.FREQ=10, SYSOSCTRIMUSER.FREQ=01		16	
	SYSOSC frequency accuracy when	SETUSEFCL=1, T <sub>a</sub> = 25 °C	-0.60	0.68	
f	frequency correction loop (FCL) is	SETUSEFCL=1, -40 °C ≤ T <sub>a</sub> ≤ 85 °C	-0.80	0.93	%
f <sub>SYSOSC</sub>	enabled and an ideal ROSC resistor is assumed (1) (2)	SETUSEFCL=1, -40 °C ≤ T <sub>a</sub> ≤ 105 °C	-0.80	1.1	70
	assumed (1) (-)	SETUSEFCL=1, -40 °C ≤ T <sub>a</sub> ≤ 125 °C	-0.80	1.3	
		SETUSEFCL=1, T <sub>a</sub> = 25 °C, ±0.1% ±25ppm R <sub>OSC</sub>	-0.7	0.78	
f	SYSOSC accuracy when frequency correction loop (FCL) is enabled with	SETUSEFCL=1, -40 °C $\leq$ T <sub>a</sub> $\leq$ 85 °C, $\pm$ 0.1% $\pm$ 25ppm R <sub>OSC</sub>	-1.1	1.2	%
f <sub>SYSOSC</sub>	R <sub>OSC</sub> resistor put at R <sub>OSC</sub> pin, for factory trimmed frequencies <sup>(1)</sup> <sup>(5)</sup> <sup>(6)</sup>	SETUSEFCL=1, -40 °C ≤ T <sub>a</sub> ≤ 105 °C, ±0.1% ±25ppm R <sub>OSC</sub>	-1.1	1.4	70
		SETUSEFCL=1, -40 °C $\leq$ T <sub>a</sub> $\leq$ 125 °C, $\pm$ 0.1% $\pm$ 25ppm R <sub>OSC</sub>	-1.1	1.7	
	SYSOSC frequency accuracy when	SETUSEFCL=1, T <sub>a</sub> = 25 °C	0	1.0	
f <sub>SYSOSC</sub>	frequency correction loop (FCL) is enabled when the internal ROSC resistor is used 32MHz <sup>(4) (5) (6)</sup>	SETUSEFCL=1 -40 °C ≤ T <sub>a</sub> ≤ 125 °C	-2.1	1.6	%

<sup>(2)</sup> The wake-up time is measured from the edge of an external wake-up signal (IOMUX wake-up event) to the time that first instruction of the user program is executed.

<sup>(3)</sup> The start-up time is measured from the time that VDD crosses VBOR0- (cold start-up) to the time that the first instruction of the user program is executed.

### 7.9.1 System Oscillator (SYSOSC) (continued)

Over operating free-air temperature range (unless otherwise noted)). Test conditions indicate lifetime operation under the listed conditions.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	frequency correction loop (FCL) is	SETUSEFCL=1, T <sub>a</sub> = 25 °C	-1.2		1.7	
f <sub>SYSOSC</sub>		SETUSEFCL=1 -40 °C ≤ T <sub>a</sub> ≤ 125 °C	-2.3		1.8	%
f <sub>SYSOSC</sub>	SYSOSC accuracy when frequency correction loop (FCL) is disabled, 32MHz (5) (6)	SETUSEFCL=0, SYSOSCCFG.FREQ=00, -40 °C $\leq$ T <sub>a</sub> $\leq$ 125 °C	-2.6		1.8	%
f <sub>SYSOSC</sub>	SYSOSC accuracy when frequency correction loop (FCL) is disabled, for factory trimmed frequencies, 4MHz <sup>(5)</sup> <sup>(6)</sup>	SETUSEFCL=0, SYSOSCCFG.FREQ=01, -40 °C $\leq$ T <sub>a</sub> $\leq$ 125 °C	-2.8		2.1	70
f <sub>SYSOSC</sub>	External resistor put between ROSC pin and VSS (1)	SETUSEFCL=1		100		kΩ
f <sub>SYSOSC</sub>	Settling time to target accuracy (3)	VDD>=1.8V, SETUSEFCL=1, ±0.1% 25ppm R <sub>OSC</sub> <sup>(1)</sup>			30	us

- (1) The SYSOSC frequency correction loop (FCL) enables high SYSOSC accuracy via an external reference resistor (R<sub>OSC</sub>) which must be connected between the device ROSC pin and VSS when using the FCL. Accuracies are shown for a ±0.1% ±25ppm R<sub>OSC</sub>; relaxed tolerance resistors may also be used (with reduced SYSOSC accuracy). See the SYSOSC section of the technical reference manual for details on computing SYSOSC accuracy for various R<sub>OSC</sub> accuracies. R<sub>OSC</sub> does not need to be populated if the FCL is not enabled.
- (2) Represents the device accuracy only. The tolerance and temperature drift of the ROSC resistor used must be combined with this spec to determine final accuracy. Performance for a ±0.1% ±25ppm R<sub>OSC</sub> is given as a reference point.
- (3) When SYSOSC is waking up (for example, when exiting a low power mode) and FCL is enabled, the SYSOSC will initially undershoot the target frequency f<sub>SYSOSC</sub> by an additional error of up to f<sub>settle,SYSOSC</sub> for the time t<sub>settle,SYSOSC</sub>, after which the target accuracy is achieved.
- (4) The SYSOSC frequency correction loop (FCL) enables high SYSOSC accuracy via an internal reference resistor when using the FCL. See the SYSOSC section of the technical reference manual for details on computing SYSOSC accuracy.
- (5) SYSOSC Accuracy is measured in the default power-up state, with MCLK = SYSOSC, the CPU is running a while(1) loop, and the SYSPLL is disabled.
- (6) SYSOSC is measured with the internal FCC counter using an external 1ms pulse as the measurement trigger.

# 7.9.2 SYSOSC Typical Frequency Accuracy

#### 7.9.2.1 Low Frequency Oscillator (LFOSC)

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f <sub>LEOSC</sub>	LFOSC frequency			32768		Hz
	LFOSC accuracy	-40 °C ≤ T <sub>a</sub> ≤ 125 °C	-5		5	%
		-40 °C ≤ T <sub>a</sub> ≤ 85 °C	-3		3	%
I <sub>LFOSC</sub>	LFOSC current consumption			300		nA
t <sub>start,</sub> LFOSC	LFOSC start-up time			1		ms

### 7.9.3 System Phase Lock Loop (SYSPLL)

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP MAX	UNIT
f <sub>SYSPLLREF</sub>	SYSPLL reference frequency range <sup>(2)</sup>		4	48	MHz
f <sub>VCO</sub>	VCO output frequency		80	400	MHz
f <sub>SYSPLL</sub>	SYSPLL output frequency range (1)	SYSPLLCLK0, SYSPLLCLK1	2.5	200	MHz
		SYSPLLCLK2X	10	400	
DC <sub>PLL</sub>	SYSPLL output duty cycle	f <sub>SYSPLLREF</sub> =32MHz, f <sub>VCO</sub> =160MHz	45	55	%



### 7.9.3 System Phase Lock Loop (SYSPLL) (continued)

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Jitter <sub>SYSPLL</sub>	SYSPLL RMS cycle-to-cycle jitter	f <sub>SYSPLLREF</sub> =32MHz, f <sub>VCO</sub> =80MHz		60		ne
	SYSPLL RMS period jitter	1SYSPLLREF-32IVII 12, IVCO-00IVII 12		45		ps
I <sub>SYSPLL</sub>	SYSPLL current consumption	f <sub>SYSPLLREF</sub> =32MHz, f <sub>VCO</sub> =160MHz		316		uA
t <sub>start, SYSPLL</sub>	SYSPLL start-up time	$f_{\text{SYSPLLREF}}$ =32MHz, PDIV=3, QDIV=39, $f_{\text{VCO}}$ =160MHz, ±0.5% accuracy		14	24	us

<sup>(1)</sup> The SYSPLL may support higher output frequencies than the device clock system supports. Ensure that the device maximum frequency specifications are not violated when configuring the SYSPLL output frequencies.

### 7.9.4 Low Frequency Crystal/Clock

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT		
Low frequ	uency crystal oscillator (LFXT)							
f <sub>LFXT</sub>	LFXT frequency			32768		Hz		
DC <sub>LFXT</sub>	LFXT duty cycle		30		70	%		
OA <sub>LFXT</sub>	LFXT crystal oscillation allowance			419		kΩ		
C <sub>L, eff</sub>	Integrated effective load capacitance <sup>(1)</sup>			1		pF		
t <sub>start, LFXT</sub>	LFXT start-up time			1000		ms		
I <sub>LFXT</sub>	LFXT current consumption	XT1DRIVE=0, LOWCAP=1		200		nA		
Low frequ	uency digital clock input (LFCLK_IN)							
f <sub>LFIN</sub>	LFCLK_IN frequency (2)	SETUSEEXLF=1	29491	32768	36045	Hz		
DC <sub>LFIN</sub>	LFCLK_IN duty cycle (2)	SETUSEEXLF=1	40		60	%		
LFCLK Monitor								
f <sub>FAULTLF</sub>	LFCLK monitor fault frequency (3)	MONITOR=1	2800	4200	8400	Hz		

<sup>(1)</sup> This includes parasitic bond and package capacitance (≈2pF per pin), calculated as C<sub>LFXIN</sub>×C<sub>LFXOUT</sub>/(C<sub>LFXIN</sub>+C<sub>LFXOUT</sub>), where C<sub>LFXIN</sub> and C<sub>LFXOUT</sub> are the total capacitance at LFXIN and LFXOUT, respectively.

#### 7.9.5 High Frequency Crystal/Clock

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
High freq	uency crystal oscillator (HFXT)					
		HFXTRSEL=00	4		8	
f	HEVT fraguency	HFXTRSEL=01	8.01		16	MHz
f <sub>HFXT</sub>	HFXT frequency	HFXTRSEL=10	16.01		32	IVITIZ
		HFXTRSEL=11	32.01		48	
	HFXT duty cycle	HFXTRSEL=00	40		65	
DC		HFXTRSEL=01	40		60	%
DC <sub>HFXT</sub>		HFXTRSEL=10	40		60	70
		HFXTRSEL=11	40		60	
OA <sub>HFXT</sub>	HFXT crystal oscillation allowance	HFXTRSEL=00 (4 to 8MHz range)		2		kΩ
C <sub>L, eff</sub>	Integrated effective load capacitance <sup>(1)</sup>			1		pF
t <sub>start, HFXT</sub>	HFXT start-up time (2)	HFXTRSEL=11, 32MHz crystal		0.5		ms

<sup>(2)</sup> Please refer to SYSPLL tuning parameters in Table 2-6 inside the Techical Reference manual.

<sup>(2)</sup> The digital clock input (LFCLK IN) accepts a logic level square wave clock.

<sup>(3)</sup> The LFCLK monitor may be used to monitor the LFXT or LFCLK\_IN. It will always fault below the MIN fault frequency, and will never fault above the MAX fault frequency.



### 7.9.5 High Frequency Crystal/Clock (continued)

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT				
I <sub>HFXT</sub>	HFXT current consumption <sup>(2)</sup>	$f_{HFXT}$ =4MHz, $R_m$ =300 $\Omega$ , $C_L$ =12pF		75					
		$ \begin{aligned} &f_{\text{HFXT}}\text{=}48\text{MHz},  R_{\text{m}}\text{=}30\Omega,  C_{\text{L}}\text{=}12\text{pF}, \\ &C_{\text{m}}\text{=}6.26\text{fF},  L_{\text{m}}\text{=}1.76\text{mH} \end{aligned} $		uA					
High free	High frequency digital clock input (HFCLK_IN)								
f <sub>HFIN</sub>	HFCLK_IN frequency (3)	USEEXTHFCLK=1	4	48	MHz				
DC <sub>HFIN</sub>	HFCLK_IN duty cycle (3)	USEEXTHFCLK=1	40	60	%				

- (1) This includes parasitic bond and package capacitance (≈2pF per pin), calculated as C<sub>HFXIN</sub>×C<sub>HFXOUT</sub>/(C<sub>HFXIN</sub>+C<sub>HFXOUT</sub>), where C<sub>HFXIN</sub> and C<sub>HFXOUT</sub> are the total capacitance at HFXIN and HFXOUT, respectively.
- (2) The HFXT startup time (t<sub>start, HFXT</sub>) is measured from the time the HFXT is enabled until stable oscillation for a typical crystal. Start-up time is dependent upon crystal frequency and crystal specifications. Refer to the HFXT section of the MSPM0 G-Series 80-MHz Microcontrollers Technical Reference Manual.Current consumption increases with higher RSEL and start up time is decreases with higher RSEL.
- (3) The digital clock input (HFCLK\_IN) accepts a logic level square wave clock.

## 7.10 Digital IO

#### 7.10.1 Electrical Characteristics

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
	High level input voltage	ODIO (1)	VDD≥1.62V	0.7*VDD		5.5	V
V <sub>IH</sub>		ODIO (7	VDD≥2.7V	2		5.5	V
- ""		All I/O except ODIO & Reset	VDD≥1.62V	0.7*VDD		VDD+0.3	٧
		ODIO	VDD≥1.62V	-0.3		0.3*VDD	V
V <sub>IL</sub>	Low level input voltage	ОБЮ	VDD≥2.7V	-0.3		0.8	V
	Low level input voltage	All I/O except ODIO & Reset	VDD≥1.62V	-0.3		0.3*VDD	V
	Hysteresis	ODIO		0.05*VDD			V
V <sub>HYS</sub>		All I/O except ODIO		0.1*VDD			V
I <sub>lkg</sub>	High-Z leakage current (All packages except PM)	SDIO <sup>(2)</sup> (3)	$1.62$ V $\leq$ VDD $\leq$ $3.6$ V, $-40$ °C $\leq$ T <sub>a</sub> $\leq$ $125$ °C			50 <sup>(4)</sup>	nA
		SDIO <sup>(2) (3)</sup>	$1.62V \le VDD \le 3.6V$ , $-40 ^{\circ}C \le T_a \le 85 ^{\circ}C$			50 <sup>(4)</sup>	nA
I <sub>lkg</sub>	High-Z leakage current (PM Package)		$1.62V \le VDD \le 3.6V$ , $-40  ^{\circ}C \le T_a \le 105  ^{\circ}C$			200 <sup>(4)</sup>	nA
			1.62V ≤ VDD ≤ 3.6V, -40 °C ≤ $T_a$ ≤ 125 °C			400 <sup>(4)</sup>	nA
R <sub>PU</sub>	Pull up resistance	All I/O except ODIO			40		kΩ
R <sub>PD</sub>	Pull down resistance				40		kΩ
C <sub>I</sub>	Input capacitance				5		pF



## 7.10.1 Electrical Characteristics (continued)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
			VDD≥2.7V,  I <sub>IO</sub>   <sub>,max</sub> =6mA VDD≥1.71V,  I <sub>IO</sub>   <sub>,max</sub> =2mA VDD≥1.62V,  I <sub>IO</sub>   <sub>,max</sub> =1.5mA -40 °C ≤T <sub>a</sub> ≤25 °C	VDD-0.4			
		SDIO	VDD≥2.7V,  I <sub>IO</sub>   <sub>,max</sub> =6mA VDD≥1.71V,  I <sub>IO</sub>   <sub>,max</sub> =2mA VDD≥1.62V,  I <sub>IO</sub>   <sub>,max</sub> =1.5mA -40 °C ≤T <sub>a</sub> ≤125 °C	VDD-0.45			
			VDD≥2.7V, DRV=1, $ I_{IO} _{,max}$ =6mA VDD≥1.71V, DRV=1, $ I_{IO} _{,max}$ =3mA VDD≥1.62V, DRV=1, $ I_{IO} _{,max}$ =2mA -40 °C ≤ $T_a$ ≤25 °C	mA 3mA VDD-0.4  mA 3mA 2mA VDD-0.45  mA 2mA VDD-0.45			
V <sub>OH</sub>	High level output voltage	UDD≥1.62V, DRV=1,  I <sub>IO</sub>   <sub>,max</sub> =2mA -40 °C ≤T <sub>a</sub> ≤125 °C  VDD≥2.7V, DRV=0,  I <sub>IO</sub>   <sub>,max</sub> =4mA  VDD>1.71V, DRV=0,  I <sub>IO</sub>   <sub>,max</sub> =4mA	VDD-0.45			٧	
			VDD≥1.71V, DRV=0,  I <sub>IO</sub>   <sub>,max</sub> =2mA VDD≥1.62V, DRV=0,  I <sub>IO</sub>   <sub>,max</sub> =1.5mA	VDD-0.4			
			VDD≥2.7V, DRV=0,  I <sub>IO</sub>   <sub>,max</sub> =4mA VDD≥1.71V, DRV=0,  I <sub>IO</sub>   <sub>,max</sub> =2mA VDD≥1.62V,  I <sub>IO</sub>   <sub>,max</sub> =1.5mA -40 °C ≤T <sub>a</sub> ≤125 °C	VDD-0.45			
		HDIO	VDD≥2.7V, DRV=1 <sup>(5)</sup> ,  I <sub>IO</sub>   <sub>,max</sub> =20mA VDD≥1.71V, DRV=1 <sup>(5)</sup> ,   I <sub>IO</sub>   <sub>,max</sub> =10mA	VDD-0.4			
			VDD≥2.7V, DRV=0,  I <sub>IO</sub>   <sub>,max</sub> =6mA VDD≥1.71V, DRV=0,  I <sub>IO</sub>   <sub>,max</sub> =2mA	VDD-0.4			



## 7.10.1 Electrical Characteristics (continued)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
		SDIO	VDD≥2.7V,  I <sub>IO</sub>   <sub>,max</sub> =6mA VDD≥1.71V,  I <sub>IO</sub>   <sub>,max</sub> =2mA VDD≥1.62V,  I <sub>IO</sub>   <sub>,max</sub> =1.5mA -40 °C ≤T <sub>a</sub> ≤25 °C			0.4	
		SDIO	VDD≥2.7V,  I <sub>IO</sub>   <sub>,max</sub> =6mA VDD≥1.71V,  I <sub>IO</sub>   <sub>,max</sub> =2mA VDD≥1.62V,  I <sub>IO</sub>   <sub>,max</sub> =1.5mA -40 °C ≤T <sub>a</sub> ≤125 °C			0.45	
			VDD≥2.7V, DRV=1,  I <sub>IO</sub>   <sub>,max</sub> =6mA VDD≥1.71V, DRV=1,  I <sub>IO</sub>   <sub>,max</sub> =3mA VDD≥1.62V, DRV=1,  I <sub>IO</sub>   <sub>,max</sub> =2mA -40 °C ≤T <sub>a</sub> ≤25 °C			0.4	
	OL Low level output voltage	HSIO level output voltage	VDD≥2.7V, DRV=1,  I <sub>IO</sub>   <sub>,max</sub> =6mA VDD≥1.71V, DRV=1,  I <sub>IO</sub>   <sub>,max</sub> =3mA VDD≥1.62V, DRV=1,  I <sub>IO</sub>   <sub>,max</sub> =2mA -40 °C ≤T <sub>a</sub> ≤125 °C			0.45	
V <sub>OL</sub>			VDD≥2.7V, DRV=0,  I <sub>IO</sub>   <sub>,max</sub> =4mA VDD≥1.71V, DRV=0,  I <sub>IO</sub>   <sub>,max</sub> =2mA VDD≥1.62V, DRV=0,  I <sub>IO</sub>   <sub>,max</sub> =1.5mA -40 °C ≤T <sub>a</sub> ≤25 °C			0.4	V
			VDD≥2.7V, DRV=0,  I <sub>IO</sub>   <sub>,max</sub> =4mA VDD≥1.71V, DRV=0,  I <sub>IO</sub>   <sub>,max</sub> =2mA VDD≥1.62V, DRV=0,  I <sub>IO</sub>   <sub>,max</sub> =1.5mA -40 °C ≤T <sub>a</sub> ≤125 °C			0.45	
		HDIO	VDD≥2.7V, DRV=1 <sup>(5)</sup> ,  I <sub>IO</sub>  , <sub>max</sub> =20mA VDD≥1.71V, DRV=1 <sup>(5)</sup> ,   I <sub>IO</sub>  , <sub>max</sub> =10mA			0.4	
			VDD≥2.7V, DRV=0,  I <sub>IO</sub>   <sub>,max</sub> =6mA VDD≥1.71V, DRV=0,  I <sub>IO</sub>   <sub>,max</sub> =2mA			0.4	
		ODIO	VDD≥2.7V, I <sub>OL,max</sub> =8mA VDD≥1.71V, I <sub>OL,max</sub> =4mA -40 °C ≤T <sub>a</sub> ≤25 °C			0.4	
		ОБІО	VDD≥2.7V, I <sub>OL,max</sub> =8mA VDD≥1.71V, I <sub>OL,max</sub> =4mA -40 °C ≤T <sub>a</sub> ≤125 °C			0.45	

- (1) I/O Types: ODIO = 5V Tolerant Open-Drain, SDIO = Standard-Drive, HSIO = High-Speed, HDIO = High-Drive
- (2) The leakage current is measured with VSS or VDD applied to the corresponding pin(s), unless otherwise noted.
- (3) The leakage of the digital port pins is measured individually. The port pin is selected for input and the pullup/pulldown resistor is disabled.
- (4) This value is for SDIO not muxed with any analog inputs. If the SDIO is muxed with analog inputs then the leakage can be higher.
- (5) When operating a HDIO in DRV=1 high drive strength configuration, a series resistor is necessary to limit the signal slew rate



## 7.10.2 Switching Characteristics

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP N	IAX	UNIT
		SDIO	VDD ≥ 1.71V, C <sub>L</sub> = 20pF			16	
		SDIO	VDD ≥ 2.7V, CL= 20pF			32	
			VDD ≥ 1.71V, DRV = 0, CL= 20pF			16	
		HSIO	VDD ≥ 1.71V, DRV = 1, CL= 20pF			24	
		поіо	VDD ≥ 2.7V, DRV = 0, CL= 20pF			32	
f <sub>max</sub>	Port output frequency <sup>(1)</sup>		VDD ≥ 2.7V, DRV = 1, CL= 20pF			40	MHz
			VDD ≥ 2.7V, DRV = 1 <sup>(2)</sup> , CL= 20pF			20	
		HDIO	VDD ≥ 2.7V, DRV = 0, CL= 20pF			20	
		пыо	VDD ≥ 1.71V, DRV = 1 <sup>(2)</sup> , CL= 20pF			16	
			VDD ≥ 1.71V, DRV = 0, CL= 20pF			16	
		ODIO	VDD ≥ 1.71V, FM <sup>+</sup> , CL= 20pF - 100pF			1	
		SDIO	VDD ≥ 2.7V, CL= 20pF			3.5	
		SDIO	VDD ≥ 1.71V, C <sub>L</sub> = 20pF			6.6	
			VDD ≥ 2.7V, DRV = 1, CL= 20pF			1.8	
		HSIO	VDD ≥ 2.7V, DRV = 0, CL= 20pF			5.9	
	Output rise/fall time	поіо	VDD ≥ 1.71V, DRV = 1, CL= 20pF			3.7	ns
t <sub>r</sub> ,t <sub>f</sub>	Output rise/rail time		VDD ≥ 1.71V, DRV = 0, CL= 20pF			12.6	115
			VDD ≥ 2.7V, DRV = 1, CL= 20pF			1.7	
		HDIO	VDD ≥ 2.7V, DRV = 0, CL= 20pF			3.8	
		טוטו ו	VDD ≥ 1.71V, DRV = 1, CL= 20pF			3.1	
			VDD ≥ 1.71V, DRV = 0, CL= 20pF			8.2	
t <sub>f</sub>	Output fall time	ODIO	VDD ≥ 1.71V, FM <sup>+</sup> , CL= 20pF-100pF	20*VDD/5.5		120	ns

<sup>(1)</sup> I/O Types: ODIO = 5V Tolerant Open-Drain , SDIO = Standard-Drive , HSIO = High-Speed , HDIO = High-Drive

### 7.11 Analog Mux VBOOST

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I <sub>VBST</sub>		MCLK/ULPCLK is LFCLK	0.8			
		MCLK/ULPCLK is not LFCLK, SYSOSC frequency is 4MHz		10.6		uA
t <sub>START,VBST</sub>	VBOOST startup time			12	20	us

#### 7.12 ADC

## 7.12.1 Electrical Characteristics

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), all TYP values are measured at 25°C and all accuracy parameters are measured using 12-bit resolution mode (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Vin <sub>(ADC)</sub>	Analog input voltage range <sup>(1)</sup>	Applies to all ADC analog input pins	0 VDD		V	
		V <sub>R+</sub> sourced from VDD	VDD			V
V <sub>R+</sub>	Positive ADC reference voltage	V <sub>R+</sub> sourced from external reference pin (VREF+)	1.4		VDD	V
		V <sub>R+</sub> sourced from internal reference (VREF)		VREF		V

<sup>(2)</sup> When operating a HDIO in DRV=1 high drive strength configuration, a series resistor is necessary to limit the signal slew rate



## 7.12.1 Electrical Characteristics (continued)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), all TYP values are measured at 25°C and all accuracy parameters are measured using 12-bit resolution mode (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>R-</sub>	Negative ADC reference voltage			0		V
		RES = 0x0 (12-bit mode)			4	
Fs	ADC sampling frequency	RES = 0x1 (10-bit mode)			4	Msps
		RES = 0x2 (8-bit mode) , SCOMP = 2			5.3	
I <sub>(ADC)</sub>	Operating supply current into VDD terminal	F <sub>S</sub> = 4MSPS, V <sub>R+</sub> = VDD		1.75 <sup>(2)</sup>		mA
C <sub>S/H</sub>	ADC sample-and-hold capacitance			3.3		pF
Rin	ADC input resistance			0.5		kΩ
		f_in = 10KHz, External reference (3)	10.9	11.1		
		f_in = 10KHz, External reference <sup>(3)</sup> , HW Averaging Enabled, 16 Samples and 2bit shift	12.3	12.5		
ENOB	Effective number of bits	f_in = 10KHz, Internal reference, $V_{R*}$ = VREF = 2.5V (VRSEL = 1h) <sup>(5)</sup>	9.9	10.8		bit
		$f_{\rm in}$ = 10KHz, Internal reference, $V_{\rm R*}$ = VREF = 2.5V (VRSEL = 2h)		9.2		
		f_in = 10KHz, External reference <sup>(3)</sup>		68		
	Signal-to-noise ratio	f_in = 10KHz, External reference <sup>(3)</sup> , HW Averaging Enabled, 16 Samples and 2bit shift		78		
SNR		$f_{\rm in}$ = 10KHz, Internal reference, $V_{\rm R+}$ = VREF = 2.5V (VRSEL = 1h) <sup>(5)</sup>		66		dB
		$f_{\rm in}$ = 10KHz, Internal reference, $V_{\rm R+}$ = VREF = 2.5V (VRSEL = 2h)		57		
		External reference (3), VDD = VDD <sub>(min)</sub> to VDD <sub>(max)</sub>	,	62		
PSRR <sub>DC</sub>	Power supply rejection ratio, DC	VDD = VDD <sub>(min)</sub> to VDD <sub>(max)</sub> Internal reference, V <sub>R+</sub> = VREF = 2.5V		53		dB
		External reference <sup>(3)</sup> , ΔVDD = 0.1 V at 1 kHz		61		
PSRR <sub>AC</sub>	Power supply rejection ratio, AC	ΔVDD = 0.1 V at 1 kHz Internal reference, V <sub>R+</sub> = VREF = 2.5V		52		dB
T <sub>wakeup</sub>	ADC Wakeup Time	Assumes internal reference is active			5	us
V <sub>SupplyMon</sub>	Supply Monitor voltage divider (VDD/3) accuracy	ADC input channel: Supply Monitor (4) (6)	-1.5		1.5	%
I <sub>SupplyMon</sub>	Supply Monitor voltage divider current consumption	ADC input channel: Supply Monitor		10		uA

- (1) The analog input voltage range must be within the selected ADC reference voltage range  $V_{R+}$  to  $V_{R-}$  for valid conversion results.
- (2) The internal reference (VREF) supply current is not included in current consumption parameter I<sub>(ADC)</sub>.
- (3) All external reference specifications are measured with V<sub>R+</sub> = VREF+ = VDD = 3.3V and V<sub>R-</sub> = VREF- = VSS = 0V and external 1uF cap on VREF+ pin
- (4) Analog power supply monitor. Analog input on channel 15 is disconnected and is internally connected to the voltage divider which is VDD/3.
- (5) Please note that to achieve this ENOB using internal reference VREF, VRSEL bit in MEMCTL register needs to be set to the external reference mode. This will set the REFN as VREF- and REFP as VREF+. In this configuration ,no external connections can be made on the VREF- and VREF+ pins. The REFN pin should be connected to device ground.
- (6) Characterized using external reference (VREFSEL = 1)

#### 7.12.2 Switching Characteristics

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
f <sub>ADCCLK</sub>	ADC clock frequency		4		48	MHz
t <sub>ADC trigger</sub>	Software trigger minimum width		3			ADCCLK cycles
t <sub>Sample</sub>	Sampling time without OPA (1)	12-bit mode, $R_S = 50\Omega$ , $C_{pext} = 10pF$	62.5			ns



## 7.12.2 Switching Characteristics (continued)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Sampling time with OPA (1)		GBW = 0x1, PGA gain = x1	0.22			
			GBW = 0x1, PGA gain = x2	0.48			
		12-bit mode	GBW = 0x1, PGA gain = x4	0.55			μs
<sup>T</sup> Sample_PGA		12-bit mode	GBW = 0x1, PGA gain = x8	0.85			
			GBW = 0x1, PGA gain = x16	1.6			
			GBW = 0x1, PGA gain = x32	2.6			
t <sub>Sample_DAC</sub>	Sampling time with DAC as input (2)			0.5			μs
t <sub>Sample_GPAMP</sub>	Sampling time with GPAMP			3			μs
t <sub>Sample_SupplyMon</sub>	Sample time with Supply Monitor (VDD/3)			5			μs

- Only applies for devices with OPA
- Only applies for devices with DAC

#### 7.12.3 Linearity Parameters

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), all TYP values are measured at 25°C and all linearity parameters are measured using 12-bit resolution mode (unless otherwise noted) (1)

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
EI	Integral linearity error (INL)	External reference (2)	-2	2	LSB
E <sub>D</sub>	Differential linearity error (DNL) Guaranteed no missing codes	External reference (2)	-1		LSB
Eo	Offset error	Internal or External reference (2) (3)	-5	ţ	mV
E <sub>G</sub>	Gain error	External reference (2)	-4		LSB

- Total Unadjusted Error (TUE) can be calculated from E<sub>I</sub>, E<sub>O</sub>, and E<sub>G</sub> using the following formula: TUE =  $\sqrt{(E_I^2 + |E_O|^2 + E_G^2)}$ (1) Note: You must convert all of the errors into the same unit, usually LSB, for the above equation to be accurate
- All external reference specifications are measured with  $V_{R+}$  = VREF+ = VDD and  $V_{R-}$  = VSS = 0V, external 1uF cap on VREF+ pin.
- Please note that to achieve this offset error using internal reference VREF, VRSEL bit in MEMCTL register needs to be set to the external reference mode. This will set the REFN as VREF- and REFP as VREF+. In this configuration ,no external connections can be made on the VREF- and VREF+ pins.

### 7.13 Typical Connection Diagram




Figure 7-2. ADC Input Network

- 1. Refer to ADC Electrical Characteristics for the values of Rin and CS/H
- Refer to Digital IO Electrical Characteristics for the value of C<sub>I</sub>
- $C_{\text{par}}$  and  $R_{\text{par}}$  represent the parasitic capacitance and resistance of the external ADC input circuitry

Use the following equations to solve for the minimum sampling time (T) required for an ADC conversion:

- $Tau = (R_{par} + R_{in}) \times C_{S/H} + R_{par} \times (C_{par} + C_{I})$
- $K = In(2^n/Settling error) In((C_{par} + C_I)/C_{S/H})$



### 3. T (Min sampling time) = $K \times Tau$

## 7.14 Temperature Sensor

over operating free-air temperature range (unless otherwise noted)(1)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
TS <sub>TRIM</sub>	Factory trim temperature <sup>(2)</sup>	ADC and VREF configuration: RES=0 (12-bit mode), VRSEL= 0h (VDD = $3.3V$ ), ADC $t_{sample}$ = $12.5uS$	27	30	33	°C
TS <sub>c</sub>	Temperature coefficient	-40°C ≤ T <sub>j</sub> ≤ 130°C	-2.1	-1.8	-1.7	mV/°C
t <sub>SET, TS</sub>	Temperature sensor settling time (3)	ADC and VREF configuration: RES=0 (12-bit mode), VRSEL= 0h (VDD = 3.3V), ADC CHANNEL=11			12.5	us

<sup>(1)</sup> Effective absolute temperature accuracy may be computed by combining the relative temperature accuracy together with the trim accuracy, and accounting for any analog to digital conversion error.

#### **7.15 VREF**

### 7.15.1 Voltage Characteristics

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VDD <sub>min</sub>	Minimum supply voltage needed for VREF operation	BUFCONFIG = 1	1.62			W
		BUFCONFIG = 0	2.7			V
VREF	Voltago reference output voltago	BUFCONFIG = 1	1.38	1.4	1.42	V
	Voltage reference output voltage	BUFCONFIG = 0	2.46	2.5	2.54	V

## 7.15.2 Electrical Characteristics

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I <sub>VREF</sub>	VREF operating supply current	BUFCONFIG = {0, 1}, No load		189	330	μA
I <sub>Drive</sub>	VREF output drive strength (1)	Drive strength supported on VREF+ device pin			100	μA
I <sub>SC</sub>	VREF short circuit current				100	mA
TC <sub>VREF</sub>	Temperature coefficient of VREF (Bandgap+VRBUF) (2)	BUFCONFIG = {1}			80	ppm/°C
TC <sub>VREF</sub>	Temperature coefficient of VREF (Bandgap+VRBUF) (2)	BUFCONFIG = {0}			80	ppm/°C
TC <sub>drift</sub>	Long term VREF drift	Time = 1000 hours, BUFCONFIG = {0, 1}, T = 25°C			300	ppm
PSRR <sub>DC</sub>	VREF Power supply rejection ratio,	VDD = 1.7 V to VDDmax, BUFCONFIG = 1	57	57 63		dB
FOKKDC	DC	VDD = 2.7 V to VDDmax, BUFCONFIG = 0	49	53		d d
V	RMS noise at VREF output (0.1 Hz	BUFCONFIG = 1		500		μVrms
V <sub>noise</sub>	to 100 MHz)	BUFCONFIG = 0		900		μνιιιιο
C <sub>VREF</sub>	Recommended VREF decoupling capacitor on VREF+ pin (3) (4) (5)		0.7	1	1.15	μF
T <sub>startup</sub>	VREF startup time				200	
T <sub>refresh</sub>	VREF External capacitor refresh time	BUFCONFIG = $\{0, 1\}$ , VDD = 2.8 V, $C_{VREF} = 1\mu F$	31.25			μS

<sup>(1)</sup> The specified MAX output drive strength is supported regardless of which peripherals are being used in the device.

<sup>(2)</sup> Higher absolute accuracy may be achieved through user calibration. Please refer to temperature sensor chapter in detailed description section.

<sup>(3)</sup> This is the minimum required ADC sampling time when measuring the temperature sensor.

<sup>(2)</sup> The temperature coefficient of the VREF output is the sum of TC<sub>VRBUF</sub> and the temperature coefficient of the internal bandgap reference.



- (3) Decoupling capacitor (C<sub>VREF</sub>) is required when using the internal voltage reference VREF and should be connected from the VREF+ pin to VREF-/GND. When using the VREF+/- pins to supply an external reference, a decoupling capacitor value should be selected based on the external reference source.
- (4) A ceramic capacitor with package size of 0805 or smaller is preferred. Up to ±20% tolerance is acceptable
- (5) The VREF module should only be enabled when C<sub>VREF</sub> is connected and should not be enabled otherwise.

## 7.16 Comparator (COMP)

### 7.16.1 Comparator Electrical Characteristics

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Comparator	Electrical Characteristics					
Vcm	Common mode input range		0		VDD	V
V <sub>offset</sub>	Input offset voltage		-20		20	mV
		HYST=00h		0.4		
V	DC input hystorogic	HYST=01h		10		mV
$V_{hys}$	DC input hysteresis	HYST=02h		20		IIIV
		HYST=03h		30		
4	Propagation delay, response	Output Filter off, Overdrive = 100 mV, High Speed Mode		32	50	ns
t <sub>PD_ls</sub>	time	Output Filter off, Overdrive = 100 mV, Low Power Mode		1.2	4	μs
	Comparator enable time	Startup time to reach propagation delay specification, High Speed Mode (comparator only)			10	μs
t <sub>en</sub>	Comparator chasic time	Startup time to reach propagation delay specification, Low Power Mode (comparator only)			10	μs
		Vcm = VDD/2, 100mV overdrive, DAC output as a voltage reference, VDD is reference for DAC, High Speed Mode		130	200	μА
	Comparator current consumption	Vcm = VDD/2, 100mV overdrive, DAC output as a voltage reference, VDD is reference for DAC, Low Power Mode		0.85	2.7	μА
I <sub>comp</sub>	·	Vcm = VDD/2, 100mV overdrive, comparator only. High Speed Mode		120	180	μА
		Vcm = VDD/2, 100mV overdrive, comparator only, Low Power Mode		0.7	2.1	μА
	Comparator + VREF current consumption in low power mode	Vcm = VDD/2, 100mV overdrive, DAC output as a voltage reference, internal VREF is reference for DAC, lower power mode. VREF registers SHCYCLE=0xC0, HCYCLE=0xC0, SHMODE=1		3.5		μА
8-bit DAC EI	ectrical Characteristics					
$V_{\text{dac}}$	DAC output range		0		VDD	V
$V_{\text{dac-code}}$	8-bit DAC output voltage for a given code	VIN = reference voltage into 8-bit DAC, code n = 0 to 255		VIN × (n+1) / 256		V
INL	Integral nonlinearity of 8-bit DAC		-1		1	LSB
DNL	Differential nonlinearity of 8-bit DAC		-1		1	LSB
Gain error	Gain error of 8-bit DAC	Reference voltage = VDD	-2		2	% of FSR
Offset error	Offset error of 8-bit DAC		-5		5	mV
t <sub>dac_settle</sub>	8-bit DAC settling time in static mode	DACCODE0 = 0 → 255, DAC output accurate to 1 LSB		1.5		μs

### 7.17 DAC

# 7.17.1 DAC\_Supply Specifications

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
$V_{REF}$	Reference voltage	VDD, External, Internal(1.4V, 2.5V)	1.4	VDD	V



### 7.17.1 DAC\_Supply Specifications (continued)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I <sub>DAC</sub>	DAC current consumption from VDD	VREF= VDD, No load, DAC code = 0x800		400		μΑ

## 7.17.2 DAC Output Specifications

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Vo	Output voltage range	No load, Vref = VDD, DATA = 0x0			20	mV
Vo	Output voltage range	No load, Vref = VDD, DATA = 0xFFF	VDD-0.05	VDD-0.01	VDD	V
Vo	Output voltage range	$R_{load}$ = 3.3k $\Omega$ , Vref = VDD, DATA = 0x0			0.13	V
Vo	Output voltage range	$R_{load}$ = 3.3k $\Omega$ , Vref = VDD, DATA = 0xFFF	VDD-0.13	VDD-0.1	VDD	V
C <sub>L(DAC)</sub>	Load capacitance				100	pF
I <sub>L(DAC)</sub>	Load current		-1		1	mA
R <sub>OUT(DAC)</sub>	Output resistance	$R_{load}$ = 3.3k $\Omega$ , Vref = VDD, V_o = 0.3V to VDD-0.3V		1.2	10	Ω

## 7.17.3 DAC Dynamic Specifications

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SR	Slew rate	DATA = $0x80 \rightarrow 0xF7F \rightarrow 0x80$ , Vref = external reference		5.5		V/µs
GE	Glitch energy	DATA = 0x800 → 0x7FF → 0x800, Vref = external reference		1.2		nV-s
PSRR_DC	Power supply rejection ratio, DC	ΔVDD = 100 mV, DATA = 0xFFF, Vref = external reference		79.5		dB
PSRR_AC	Power supply rejection ratio, AC	ΔVDD = 100mV at 100kHz, DATA = 0xFFF, Vref = external reference	25.7		dB	
SNR	Signal-to-noise ratio	Vref = external reference, 4kHz input with 1Msps sampling rate <sup>(1)</sup>		80.9		dB
THD	Total harmonic distortion	Vref = external reference, 4kHz input with 1Msps sampling rate <sup>(1)</sup>		71.5		dB
SINAD	Signal-to-noise and distortion	Vref = external reference, 4kHz input with 1Msps sampling rate <sup>(1)</sup>		71.1		dB
ENOB	Effective number of bits	Vref = external reference, 4kHz input with 1Msps sampling rate <sup>(1)</sup>		11.5		bits

<sup>(1)</sup> A low pass filter with 300 Hz to 4 kHz pass band connected at DAC output pin.

#### 7.17.4 DAC Linearity Specifications

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Resoluti	on			12		bits
DNL	Differential nonlinearity		-1		1	LSB
INL	Integral nonlinearity	Vref = internal or external or VDD reference <sup>(1)</sup>	-4		4	LSB
E <sub>G</sub>	Gain error		-2	-0.5	2	%FSR
Eo	Offset error	Vref = internal or external reference or vdd, With calibration (1)	-2	0.5	2	mV
Eo	Offset error	Vref = internal or external or VDD reference, without calibration (1)	-20		20	mV
t <sub>cal</sub>	Time for offset calibration		1.3			ms

<sup>(1)</sup> DAC valid output range is 0.3 to VDD-0.3

## 7.17.5 DAC Timing Specifications

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>ON,12b</sub>	Turn on time from off state (VREF ready)	DATA = 0xFFF, Error < ±2 LSB, Vref = internal reference		4.5	6.9	μs



### 7.17.5 DAC Timing Specifications (continued)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS		TYP	MAX	UNIT
t <sub>S(FS)</sub>	Full scale settling time	DATA = 0x1EC->0xFFF->0x1EC, Error< ±2 LSB, Vref = internal reference		0.8	1	μs

## **7.18 GPAMP**

### 7.18.1 Electrical Characteristics

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDI	TIONS	MIN	TYP	MAX	UNIT
		RRI = 0x0		-0.1		VDD-1	
V <sub>CM</sub>	Common mode voltage range	RRI = 0x1		1		VDD-0. 2	V
		RRI = 0x2		-0.1		VDD-0. 2	
	Quiescent current, per op-amp	I <sub>O</sub> = 0 mA, RRI = 0x0			97		μA
I <sub>q</sub>	Quiescent current, per op-amp	$I_O = 0 \text{ mA}, RRI = 0x1 \text{ or } 0x2$			93		μΑ
GBW	Gain-bandwidth product	C <sub>L</sub> = 200pF			0.32		MHz
V	Input offset voltage	Noninverting, unity gain, T <sub>A</sub>	CHOP = 0x0		±0.2	±9	mV
V <sub>OS</sub>	imput onset voltage	= 25°C, VDD = 3.3V	CHOP = 0x1		±0.08	±0.4	IIIV
dV <sub>OS</sub> /dT	Input offset voltage temperature drift	Noninverting unity gain	CHOP = 0x0		7.7		μV/°C
uv <sub>OS</sub> /ui	input onset voltage temperature unit	Noninverting, unity gain	CHOP = 0x1		0.34		μν/ С
		0.1V <v<sub>in<vdd-0.3v,< td=""><td>T<sub>A</sub> = 25°C</td><td></td><td>±40</td><td></td><td></td></vdd-0.3v,<></v<sub>	T <sub>A</sub> = 25°C		±40		
	Input bias for muxed I/O pin at SoC	VDD=3.3V, CHOP=0x0	T <sub>A</sub> = 125°C		±4000		nΛ
I <sub>bias</sub>	input bias for fluxed i/O pin at 300	VDD=3.3V, CHOP = 0x1	T <sub>A</sub> = 25°C		±200		рA
			T <sub>A</sub> = 125°C		±4000		
CMDD	Common made rejection ratio DC	Over common mode voltage	CHOP = 0x0	48	77		٩D
CMRR <sub>DC</sub>	Common mode rejection ratio, DC	range	CHOP = 0x1	56	105		dB
e <sub>n</sub>	Input voltage noise density	Noninverting, unity gain	f = 1 kHz		43		nV/√ <del>Hz</del>
e <sub>n</sub>	Input voltage hoise density	Normivering, unity gain	f = 10 kHz		19		IIV/ VIIZ
R <sub>in</sub>	Input resistance (1)				0.65		kΩ
C	Input congeitance	Common mode			4		nE
C <sub>in</sub>	Input capacitance	Differential			2		pF
A <sub>OL</sub>	Open-loop voltage gain, DC	R <sub>L</sub> = 350 kΩ, 0.3 < Vo < VDD	-0.3	82	90	107	dB
PM	phase margin	$C_L = 200 \text{ pF}, R_L = 350 \text{ k}\Omega$		69	70	72	degree
SR	Slew rate	Noninverting, unity gain, C <sub>L</sub> = 40 pF			0.32		V/µs
THDN	Total Harmonic Distortion + Noise				0.012		%
I <sub>Load</sub>	Output load current				4		mA
C <sub>Load</sub>	Output load capacitance					200	pF

<sup>(1)</sup>  $R_{in}$  here means the input resistance of mux in GPAMP.

### 7.18.2 Switching Characteristics

PARAMETER TEST CONDITIONS		MIN	TYP	MAX	UNIT		
t <sub>EN</sub>	GPAMP enable time	ENABLE = 0x0 to 0x1, Bandgap reference ON, 0.1%	Noninverting, unity gain		12	20	μs
t <sub>disable</sub>	GPAMP disable time				4		ULPCLK Cycles



## 7.18.2 Switching Characteristics (continued)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITI	TEST CONDITIONS			MAX	UNIT
t <sub>SETTLE</sub>	GPAMP settling time	C <sub>L</sub> = 200 pF, Vstep = 0.3V to VDD - 0.3V, 0.1%, ENABLE = 0x1	Noninverting, unity gain		9		μs

### 7.19 OPA

## 7.19.1 Electrical Characteristics

	PARAMETER	TEST COND	ITIONS	MIN	TYP	MAX	UNIT
		RRI = 0x0		-0.1		VDD-1.1	
$V_{CM}$	Common mode voltage range	RRI = 0x1		-0.1		VDD-0.3	V
Vo	Voltage output swing from rail range	$R_L = 10k\Omega$ connected to VDD	/2		20	68	mV
		L = 0m A   DDL = 0v0	GBW = 0x0		94		
	Outros and summent man an area	$I_O$ = 0mA, RRI = 0x0	GBW = 0x1		319		
I <sub>q</sub>	Quiescent current, per op-amp	L = 0m A DDL = 0v4	GBW = 0x0		116	134	μA
		$I_O$ = 0mA, RRI = 0x1	GBW = 0x1		401	500	
I <sub>BCS</sub>	Burn-out current source current				2		μΑ
CDW	Caire handwidth maded	Noninverting, unity gain,C <sub>L</sub> =	GBW = 0x0		1.5		N41.1-
GBW	Gain-bandwidth product	40 pF	GBW = 0x1		6		MHz
		Noninverting, unity gain,	CHOP = 0x0		±0.4	±2	
.,	land off a bank and	VDD = 3.3V, T <sub>A</sub> = 25°C	CHOP = 0x1 or 0x2			±0.3	
V <sub>os</sub>	Input offset voltage	Noninverting, unity gain,	CHOP = 0x0		±1.5	±3.5	mV
		VDD = 3.3V	CHOP = 0x1 or 0x2		±0.1	±0.5	
		Noninverting, unity gain,	GBW = 0x0		8.5		
dV <sub>OS</sub> /dT	Input offset voltage temperature drift	CHOP = 0x0	GBW = 0x1		6		μV/°C
		CHOP = 0x1 or 0x2			0.5		
D0DD	Power Supply Rejection Ratio, DC	Noninverting, unity gain	CHOP = 0x0	74	86		<u>.</u>
PSRR <sub>DC</sub>			CHOP = 0x1 or 0x2	74	86		dB
I <sub>bias</sub>	Input bias current	0.1V <v<sub>in<vdd-0.3v, chop="0x0&lt;/td" vdd="3.3V,"><td>T<sub>A</sub> = 25°C</td><td></td><td>±50</td><td></td><td>рА</td></vdd-0.3v,></v<sub>	T <sub>A</sub> = 25°C		±50		рА
I <sub>bias (PM</sub> Package)	Input bias current	0.1V <v<sub>in<vdd-0.3v, chop="0x0&lt;/td" vdd="3.3V,"><td>T<sub>A</sub> = 125°C</td><td></td><td>±0.35</td><td>±400</td><td>nA</td></vdd-0.3v,></v<sub>	T <sub>A</sub> = 125°C		±0.35	±400	nA
I <sub>bias (All</sub> packages except PM)	Input bias current	0.1V <v<sub>in<vdd-0.3v, chop="0x0&lt;/td" vdd="3.3V,"><td>T<sub>A</sub> = 125°C</td><td></td><td>±0.35</td><td>±100</td><td>nA</td></vdd-0.3v,></v<sub>	T <sub>A</sub> = 125°C		±0.35	±100	nA
I <sub>bias</sub>	Input bias current	0.1V <v<sub>in<vdd-0.3v, chop="0x1&lt;/td" vdd="3.3V,"><td>T<sub>A</sub> = 25°C</td><td></td><td>±0.4</td><td></td><td>nA</td></vdd-0.3v,></v<sub>	T <sub>A</sub> = 25°C		±0.4		nA
I <sub>bias (PM</sub> Package)	Input bias current	0.1V <v<sub>in<vdd-0.3v, chop="0x1&lt;/td" vdd="3.3V,"><td>T<sub>A</sub> = 125°C</td><td></td><td>±0.4</td><td>±400</td><td>nA</td></vdd-0.3v,></v<sub>	T <sub>A</sub> = 125°C		±0.4	±400	nA
I <sub>bias (All</sub> packages except PM)	Input bias current	0.1V <v<sub>in<vdd-0.3v, chop="0x1&lt;/td" vdd="3.3V,"><td>T<sub>A</sub> = 125°C</td><td></td><td>±0.4</td><td>±104</td><td>nA</td></vdd-0.3v,></v<sub>	T <sub>A</sub> = 125°C		±0.4	±104	nA
· · · · · ·		RRI = 0x0:	CHOP = 0x0		89		
CMRR <sub>DC</sub>	Common mode rejection ratio, DC	0V <v<sub>CM<vdd-1.1v RRI = 0x1: 0V<v<sub>CM<vdd-0.3v< td=""><td>CHOP = 0x1 or 0x2</td><td>73</td><td>102</td><td></td><td>dB</td></vdd-0.3v<></v<sub></vdd-1.1v </v<sub>	CHOP = 0x1 or 0x2	73	102		dB



## 7.19.1 Electrical Characteristics (continued)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST COND	ITIONS	MIN TYP	MAX	UNIT
	Input voltage noise density	GBW = 0x0, Noninverting,	f = 1kHz	240		nV/√ <del>Hz</del>
	input voltage hoise density	unity gain, CHOP = 0x0	f = 10kHz	88		110/ 1112
e <sub>n</sub>	Integrated voltage noise, input	f = 0.1Hz to 10Hz, GBW =	CHOP = 0x0	75		u\/nn
"	referred	0x0, Noninverting, unity gain	CHOP = 0x1 or 0x2	2		μVpp
	Integrated voltage noise, output referred	f = 0.1Hz to 10MHz, GBW = 0 Noninverting, unity gain	0x0, CHOP = 0x0,	1.5		mVpp
R <sub>in</sub>	Input resistance (1)			2.6		kΩ
C <sub>in</sub>	Input capacitance	Common mode				pF
A <sub>OL</sub>	Open-loop voltage gain, DC	$R_L = 20k\Omega$ to GND, 0.3 <vo<vdd-0.3< td=""><td>105</td><td></td><td>dB</td></vo<vdd-0.3<>		105		dB
PM	phase margin	$C_1 = 40pF$	GBW = 0x0	57		dograd
PIVI			GBW = 0x1	50		degree
SR	Slew rate	Noninverting, unity gain, C <sub>L</sub> =	GBW = 0x0	1.3		V/µs
SK	Siew fate	40 pF	GBW = 0x1	4.9		ν/μ5
THDN	Total harmonic distortion + noise	Noninverting, unity gain, GBW Integration BW = 100kHz	/ = 0x0, f = 1.5kHz,	0.0034		%
INDIN	Total Harmonic distortion + noise	Noninverting, unity gain, GBW = 0x1, f = 6kHz, Integration BW = 100kHz		0.004		70
l	Output load current	GBW = 0x0		±9		mA
I <sub>Load</sub>	Output load current	GBW = 0x1		±30		IIIA
C <sub>Load</sub>	Output load capacitance				40	pF

<sup>(1)</sup>  $R_{in}$  here means the input resistance of mux in OPA.

# 7.19.2 Switching Characteristics

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
	OPA enable time	ENABLE = 0x0 to 0x1, Bandgap reference ON,	GBW = 0x0		7.3	12	ше
t <sub>EN</sub>	OFA enable time	0.1%, Noninverting, unity gain	GBW = 0x1		4.4	6	μs
t <sub>disable</sub>	OPA disable time				4		ULPCLK cycles
		GAIN = 0x0		125			
		CHOP = 0x1	GAIN = 0x1		62.5		
f	OPA Chopping		GAIN = 0x2		31.25		kHz
f <sub>CHOP</sub>	Frequency		GAIN = 0x3		15.625		KΠZ
			GAIN = 0x4		7.8		
			GAIN = 0x5		3.9		
	C <sub>L</sub> = 40 pF, Vstep = 0.3V to VDD-0.3V,		GBW = 0x0		2.5	9	
t <sub>SETTLE</sub>	OPA settling time	0.1%, ENABLE = 0x1, Noninverting, unity gain, VDD>=1.8V	GBW = 0x1		1.3	5	μs



## 7.19.3 PGA Mode

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
		Buffer Mode <sup>(1)</sup>		-0.05		+0.05	
		GAIN = 0x1 (		-0.6		+0.6	
	non- inverting gain error	GAIN = 0x2 (		-0.8		+0.8	
		GAIN = 0x3 (		-1		+1	
G		GAIN = 0x4 (		-1.5		+1.5	%
		GAIN = 0x5 (		-3.2		+2	
		GAIN = 0x1 (		-0.8		+0.8	
		GAIN = 0x2 (		-1.0		+1.0	
	inverting gain error	GAIN = 0x3 (		-1.2		1.2	
		GAIN = 0x4 (		-1.5		1.5	
		GAIN = 0x5		-3.3		2.1	
		GAIN = 0x1	R1		64		
			R2 (feedback resistor)		64		
		GAIN = 0x2	R1		32		
		GAIN - 0X2	R2 (feedback resistor)		96		kΩ
P	Programmable gain	GAIN = 0x3	R1		16		
R <sub>PGA</sub>	stage resistance	GAIN - 0x5	R2 (feedback resistor)		112		N22
		GAIN = 0x4	R1		8		
		GAIN - 0X4	R2 (feedback resistor)		120		
		GAIN = 0x5	R1		4		
		GAIN - 0x5	R2 (feedback resistor)		124		
G/dV	Gain supply drift				0.02	1	%/V
G/dT	Gain temperature drift				0.002	0.02	%/C
THD	Total harmonic distortion	f = 3kHz, R <sub>L</sub> = 1.5kOhm to VDD/2, GBW = 0x1, GAIN = 0x1			75		dB
	Total Harmonic distortion	f = 188Hz, R <sub>L</sub> = 1.5	5kOhm to VDD/2, GBW = 0x1, GAIN = 0x5		55		uБ

<sup>(1)</sup> OPA operates with unity gain in buffer mode, providing impedance matching and signal buffering without the amplification.

## 7.20 I2C

## 7.20.1 I2C Characteristics

	PARAMETERS	TEST CONDITIONS	Standard	mode	Fast mode		Fast mode plus		UNIT
	PARAMETERS	TEST CONDITIONS	MIN	MAX	MIN	MAX	MIN	MAX	UNII
f <sub>I2C</sub>	I2C input clock frequency		2	32	8	32	20	32	MHz
f <sub>SCL</sub>	SCL clock frequency		0.025	0.1		0.4		1	MHz
t <sub>HD,STA</sub>	Hold time (repeated) START		4		0.6		0.26		us
t <sub>LOW</sub>	LOW period of the SCL clock		4.7		1.3		0.5		us
t <sub>HIGH</sub>	High period of the SCL clock		4		0.6		0.26		us
t <sub>SU,STA</sub>	Setup time for a repeated START		4.7		0.6		0.26		us
t <sub>HD,DAT</sub>	Data hold time		0		0		0		ns
t <sub>SU,DAT</sub>	Data setup time		250		100		50		ns



## 7.20.1 I2C Characteristics (continued)

over operating free-air temperature range (unless otherwise noted)

PARAMETERS		TEST CONDITIONS	Standard mode		Fast mode		Fast mode plus		UNIT	
	FARAINETERS	TEOT CONDITIONS	MIN	MAX	MIN	MAX	MIN	MAX	ONT	
t <sub>SU,STO</sub>	Setup time for STOP		4		0.6		0.26		us	
t <sub>BUF</sub>	bus free time between a STOP and START condition		4.7		1.3		0.5		us	
t <sub>VD;DAT</sub>	data valid time			3.45		0.9		0.45	us	
t <sub>VD;ACK</sub>	data valid acknowledge time			3.45		0.9		0.45	us	

### 7.20.2 I2C Filter

over operating free-air temperature range (unless otherwise noted)

	PARAMETERS	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Pulse duration of spikes suppressed by		AGFSELx = 0		6		ns
		AGFSELx = 1		14	35	ns
Isp input filter	AGFSELx = 2		22	60	ns	
A		AGFSELx = 3		35	90	ns

## 7.20.2.1 I<sup>2</sup>C Timing Diagram




Figure 7-3. I2C Timing Diagram

# 7.21 SPI

### 7.21.1 SPI

	PARAMETERS	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SPI						
f <sub>SPI</sub>	SPI clock frequency	Clock max speed >= 32MHz 1.62 < VDD < 3.6V Controller or peripheral mode			16 <sup>(4)</sup>	MHz
f <sub>SPI</sub>	SPI clock frequency	Clock max speed >= 48MHz 1.62 < VDD < 2.7V Peripheral or Controller mode with High speed IO			24 <sup>(4)</sup>	MHz
f <sub>SPI</sub>	SPI clock frequency	Clock max speed >= 64MHz 2.7 < VDD < 3.6V Peripheral or Controller mode with High speed IO			32 <sup>(4)</sup>	MHz
DC <sub>SCK</sub>	SCK Duty Cycle		40	50	60	%
Controlle	r					



## 7.21.1 SPI (continued)

	PARAMETERS	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>SCLK_H/L</sub>	SCLK High or Low time		(tSPI/2) - 1	tSPI / 2 (tSP	1/2) + 1	ns
t <sub>CS.LEAD</sub>	CS lead-time, CS active to clock	SPH=0	1 SPI Clock			
t <sub>CS.LEAD</sub>	CS lead-time, CS active to clock	SPH=1	1/2 SPI Clock			
t <sub>CS.LEAD</sub>	CS lag time, Last clock to CS inactive	SPH=0	1/2 SPI Clock			
t <sub>CS.LAG</sub>	CS lag time, Last clock to CS inactive	SPH=1	1 SPI Clock			
t <sub>CS.ACC</sub>	CS access time, CS active to PICO data out				2 SPI Clock	
t <sub>CS.DIS</sub>	CS disable time, CS inactive to PICO high inpedance				1 SPI Clock	
t <sub>su.cı</sub>	POCI input data setup time (1)	2.7 < VDD < 3.6V, delayed sampling enabled	1			ns
t <sub>su.cı</sub>	POCI input data setup time (1)	1.62 < VDD < 2.7V, delayed sampling enabled	1			ns
t <sub>SU.CI</sub>	POCI input data setup time (1)	2.7 < VDD < 3.6V, no delayed sampling	29			ns
t <sub>SU.CI</sub>	POCI input data setup time (1)	1.62 < VDD < 2.7V, no delayed sampling	37			ns
t <sub>HD.CI</sub>	POCI input data hold time	delayed sampling enabled	24			ns
t <sub>HD.CI</sub>	POCI input data hold time	no delayed sampling	0			ns
t <sub>VALID.CO</sub>	PICO output data valid time (2)				10	ns
t <sub>HD.CO</sub>	PICO output data hold time (3)		6			ns
Peripheral						
t <sub>CS.LEAD</sub>	CS lead-time, CS active to clock		11			ns
t <sub>CS.LAG</sub>	CS lag time, Last clock to CS inactive		1			ns
t <sub>cs.acc</sub>	CS access time, CS active to POCI data out				26	ns
t <sub>CS.DIS</sub>	CS disable time, CS inactive to POCI high inpedance				26	ns
t <sub>SU.PI</sub>	PICO input data setup time		7			ns
t <sub>HD.PI</sub>	PICO input data hold time		0			ns
t <sub>VALID.PO</sub>	POCI output data valid time(2)	2.7 < VDD < 3.6V			25	ns
t <sub>VALID.PO</sub>	POCI output data valid time <sup>(2)</sup>	1.62 < VDD < 2.7V			31	ns
t <sub>HD.PO</sub>	POCI output data hold time(3)		5			ns

- (1) The POCI input data setup time can be fully compensated when delayed sampling feature is enabled.
- (2) Specifies the time to drive the next valid data to the output after the output changing SCLK clock edge
- (3) Specifies how long data on the output is valid after the output changing SCLK clock edge
- (4) fSPIcIk = 1/2tLO/HI with tLO/HI = max(tVALID,CO + tSU,PI, tSU,CI + tVALID,PO).



## 7.21.2 SPI Timing Diagram




Figure 7-4. SPI Timing Diagram - Controller Mode




Figure 7-5. SPI Timing Diagram - Peripheral Mode

### **7.22 UART**

	PARAMETERS	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f <sub>UART</sub>	UART input clock frequency	UART in Power Domain1			80	MHz
f <sub>UART</sub>	UART input clock frequency	UART in Power Domain0			40	MHz
f <sub>BITCLK</sub>	BITCLK clock frequency(equals baud rate in MBaud)	UART in Power Domain1			10	MHz
f <sub>BITCLK</sub>	BITCLK clock frequency(equals baud rate in MBaud)	UART in Power Domain0			5	MHz



### 7.22 UART (continued)

over operating free-air temperature range (unless otherwise noted)

PARAMETERS		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>SP</sub> Pulse duration of spikes suppressed by input filter (1)	AGFSELx = 0		6		ns	
	AGFSELx = 1		14	35	ns	
	AGFSELx = 2		22	60	ns	
		AGFSELx = 3		35	90	ns

<sup>(1)</sup> Pulses on the UART receive input (RX) that are shorter than the UART receive deglitch time are suppressed. Thus the selected deglitch time can limit the maximum useable baud rate. To ensure that pulses are correctly recognized, their duration should exceed the maximum specification of the deglitch time.

### 7.23 TIMx

over operating free-air temperature range (unless otherwise noted)

	PARAMETERS	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		TIMx in Power Domain 1, f <sub>TIMxCLK</sub> = 80MHz	12.5			ns
t <sub>res</sub> Timer resolution time	Timer resolution time	TIMx in Power Domain 0, f <sub>TIMxCLK</sub> = 40MHz	25			ns
			1			t <sub>TIMxCLK</sub>

### **7.24 TRNG**

### 7.24.1 TRNG Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
TRNGIACT	TRNG active current	TRNG clock = 20MHz		115		μΑ

### 7.24.2 TRNG Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
TRNGCLK <sub>F</sub>	TRNG input clock frequency		9.5	10	25	MHz
TRNG <sub>STARTUP</sub>	TRNG startup time			520		μs
TRNG <sub>LAT32</sub>	Latency to generate 32 random bits	Decimation ratio = 4, TRNG clock = 20MHz		6.4		μs
TRNG <sub>LAT256</sub>	Latency to generate 256 random bits	Decimation ratio = 4, TRNG clock = 20MHz		51.2		μs

# 7.25 Emulation and Debug

## 7.25.1 SWD Timing

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
f <sub>SWD</sub>	SWD frequency				10	MHz



# 8 Detailed Description

The following sections describe all of the components that make up the devices in this data sheet. The peripherals integrated into these devices are configured by software through Memory Mapped Registers (MMRs). For more details, see the corresponding chapter of the MSPMO G-Series 80MHz Microcontrollers Technical Reference Manual.

### 8.1 CPU

The CPU subsystem (MCPUSS) implements an Arm Cortex-M0+ CPU, an instruction prefetch and cache, a system timer, a memory protection unit, and interrupt management features. The Arm Cortex-M0+ is a cost-optimized 32-bit CPU that delivers high performance and low power to embedded applications. Key features of the CPU subsystem include:

- Arm Cortex-M0+ CPU supporting 32MHz clock frequency
  - Armv6-M Thumb instruction set (little endian) with single-cycle 32×32 multiply instruction
  - Single-cycle access to GPIO registers through Arm single-cycle IO port
- Prefetch logic to improve sequential code execution, and I-cache with four 64-bit cache lines
- System timer (SysTick) with 24-bit down counter and automatic reload
- · Memory protection unit (MPU) with eight programmable regions
- Nested vectored interrupt controller (NVIC) with four programmable priority levels and tail chaining
- Interrupt groups for expanding the total interrupt sources, with jump index for low interrupt latency

## 8.2 Operating Modes

MSPM0G MCUs provide five main operating modes (power modes) to allow for optimization of the device power consumption based on application requirements. In order of decreasing power, the modes are: RUN, SLEEP, STOP, STANDBY, and SHUTDOWN. The CPU is active executing code in RUN mode. Peripheral interrupt events can wake the device from SLEEP, STOP, or STANDBY mode to the RUN mode. SHUTDOWN mode completely disables the internal core regulator to minimize power consumption, and wake is only possible via NRST, SWD, or a logic level match on certain IOs. RUN, SLEEP, STOP, and STANDBY modes also include several configurable policy options (for example, RUN.x) for balancing performance with power consumption.

To further balance performance and power consumption, MSPM0G devices implement two power domains: PD1 (for the CPU, memories, and high performance peripherals), and PD0 (for low speed, low power peripherals). PD1 is always powered in RUN and SLEEP modes, but is disabled in all other modes. PD0 is always powered in RUN, SLEEP, STOP, and STANDBY modes. PD1 and PD0 are both disabled in SHUTDOWN mode.

### 8.2.1 Functionality by Operating Mode (MSPM0G350x)

Supported functionality in each operating mode is given in Table 8-1.

Functional key:

- **EN**: The function is enabled in the specified mode.
- **DIS**: The function is disabled (either clock or power gated) in the specified mode, but the function's configuration is retained.
- OPT: The function is optional in the specified mode, and remains enabled if configured to be enabled.
- NS: The function is not automatically disabled in the specified mode, but it is not supported.
- **OFF**: The function is fully powered off in the specified mode, and no configuration information is retained. When waking up from an OFF state, all module registers must be re-configured to the desired settings by application software.



Table 8-1. Supported Functionality by Operating Mode

		RUN SLEEP STOP STANDBY			NDBY	7							
OPERATING MODE		RUNO	RUN1	RUN2	SLEEPO	SLEEP1	SLEEP2	STOP0	STOP1	STOP2	STANDBY0	STANDBY1	SHUTDOWN
	SYSOS C	E	N	DIS	EN		DIS	OPT <sup>(1)</sup>	EN	DIS	D	IS	OFF
Oscillato rs	LFOSC or LFXT						EN (LFC	SC or LFXT)					OFF
	HFXT	OPT	DI	S	OPT		IS	DIS	3		D	IS	OFF
	SYSPLL	OPT	DIS	S <sup>(4)</sup>	OPT	DI	S <sup>(4)</sup>	DIS	(4)		DI	S <sup>(4)</sup>	OFF
	CPUCLK	80M Hz	32K	Ήz				DIS		,			OFF
	MCLK to PD1	80M Hz	32K	Ήz	80MHz	321	KHz			DIS			OFF
	ULPCLK to PD0	40M Hz	32K	Ήz	40MHz	321	KHz	4MHz <sup>(1)</sup>	4MHz	32KH z	32KHz	DIS	OFF
	ULPCLK to TIMG0/8	40M Hz	32K	Ήz	40MHz	321	KHz	4MHz <sup>(1)</sup>	4MHz	32KH z	32KHz	32KHz <sup>(2)</sup>	OFF
	RTCCLK		1				3	2KHz					OFF
Clocks	MFCLK	OPT	DI	S	OPT	DIS		OPT		DIS	D	IS	OFF
	MFPCLK	OPT	DI	S	OPT	DIS		OPT		DIS	D	IS	OFF
	LFCLK to PD0/1	32KHz DIS								OFF			
	LFCLK to TIMG0/8	32KHz 32KHz <sup>(2)</sup>							OFF				
	LFCLK Monitor		OPT							OFF			
	MCLK Monitor	OPT DIS								OFF			
	POR monitor	EN											
PMU	BOR monitor							EN					OFF
	Core regulator	FULL DRIVE					REDUCED DRIVE LOW D			DRIVE	OFF		
	CPU		EN					DIS					OFF
Core	DMA				OPT			DIS (triggers supported)				OFF	
Function s	Flash				EN					DIS			OFF
	SRAM				EN					DIS			OFF



Table 8-1. Supported Functionality by Operating Mode (continued)

			RUN			EEP.	, , , , , , , , , , , , , , , , , , ,	STO		(0011	STAN	IDBY	7
	RATING DDE	RUNO	RUN1	RUN2	SLEEPO	SLEEP1	SLEEP2	STOP0	STOP1	STOP2	STANDBY0	STANDBY1	SHUTDOWN
	MATHA CL				ОРТ					OFF			OFF
	UART3				OPT					DIS			OFF
	SPI0/1				OPT					DIS			OFF
PD1	MCAN0	OPT	OF	F	OPT	OF	FF			OFF			OFF
Peripher als	TIMA0/1		l		OPT					OFF			OFF
ais	TIMG6/7 /12				OPT					OFF			OFF
	AES				OPT					OFF			OFF
	CRC				OPT					DIS			OFF
	TRNG		OPT OFF				OFF						
	GPIOA/ B <sup>(3)</sup> OPT					OPT <sup>(2)</sup>	OFF						
PD0	UART0/1 OPT OPT						OPT <sup>(2)</sup>	OFF					
Peripher	I2C0/1						OPT					OPT <sup>(2)</sup>	OFF
als	TIMG0/8						OPT					OPT <sup>(2)</sup>	OFF
	WWDT0/ 1						OPT					DIS	OFF
	RTC							OPT					OFF
	VREF						-	OPT					OFF
	ADC0/1					OPT				NS	(triggers su	pported)	OFF
	COMP0/ 1/2	ОРТ	ОРТ	(ULP)	OPT	OPT	(ULP)	OPT			OPT (ULI	P)	OFF
Analog	OPA0/1	OPT	N	S	OPT	N	S	OPT			NS		OFF
	DAC0					OPT					NS		OFF
	GPAMP OPT NS							OFF					
	TEMP Sensor	OPT OFF					OFF						
IOMUX a Wakeup	nd IO							EN					DIS w/ WAKE
Wake So	urces		N/A		AN	Y IRQ			PI	00 IRQ			IOMUX, NRST, SWD

<sup>(1)</sup> If STOP0 is entered from RUN1 (SYSOSC enabled but MCLK sourced from LFCLK), SYSOSC remains enabled as it was in RUN1, and ULPCLK remains at 32KHz as it was in RUN1. If STOP0 is entered from RUN2 (SYSOSC was disabled and MCLK was sourced from LFCLK), SYSOSC remains disabled as it was in RUN2, and ULPCLK remains at 32KHz as it was in RUN2.

<sup>(2)</sup> When using the STANDBY1 policy for STANDBY, only specific peripherals (TIMG0, TIMG8, and RTC) are clocked. Other PD0 peripherals can generate an asynchronous fast clock request upon external activity but are not actively clocked.

<sup>(3)</sup> For ADCx and GPIO Ports A and B, the digital logic is in PD0 and the register interface is in PD1. These peripherals support fast single-cycle register access when PD1 is active and also support basic operation down to STANDBY mode where PD0 is still active.

<sup>(4)</sup> SYSPLL is not automatically disabled, and needs to be manually disabled through the HSCLKEN.SYSPLLEN field within the SYSCTL registers in order to reduce power consumption.



## 8.3 Power Management Unit (PMU)

The power management unit (PMU) generates the internally regulated core supplies for the device and provides supervision of the external supply (VDD). The PMU also contains the bandgap voltage reference used by the PMU itself as well as analog peripherals. Key features of the PMU include:

- Power-on reset (POR) supply monitor
- · Brownout reset (BOR) supply monitor with early warning capability using three programmable thresholds
- Core regulator with support for RUN, SLEEP, STOP, and STANDBY operating modes to dynamically balance performance with power consumption
- Parity-protected trim to immediately generate a power-on reset (POR) in the event that a power management trim is corrupted

For more details, see the PMU chapter of the MSPM0 G-Series 80MHz Microcontrollers Technical Reference Manual.

## 8.4 Clock Module (CKM)

The clock module provides the following oscillators:

- LFOSC: Internal low-frequency oscillator (32kHz)
- SYSOSC: Internal high-frequency oscillator (4MHz or 32MHz with factory trim, 16MHz or 24MHz with user trim)
- LFXT/LFCKIN: Low-frequency external crystal oscillator or digital clock input (32kHz)
- HFXT/HFCKIN: High-frequency external crystal oscillator or digital clock input (4 to 48MHz)
- SYSPLL: System phase locked loop with 3 outputs (32 to 80MHz)

The following clocks are distributed by the clock module for use by the processor, bus, and peripherals:

- MCLK: Main system clock for PD1 peripherals, derived from SYSOSC, LFCLK, or HSCLK, active in RUN and SLEEP modes
- CPUCLK: Clock for the processor (derived from MCLK), active in RUN mode
- ULPCLK: Ultra-low power clock for PD0 peripherals, active in RUN, SLEEP, STOP, and STANDBY modes
- MFCLK: 4MHz fixed mid-frequency clock for peripherals, available in RUN, SLEEP, and STOP modes
- MFPCLK: 4MHz fixed mid-frequency precision clock, available in RUN, SLEEP, and STOP modes
- LFCLK: 32kHz fixed low-frequency clock for peripherals or MCLK, active in RUN, SLEEP, STOP, and STANDBY modes
- · ADCCLK: ADC clock, available in RUN, SLEEP and STOP modes
- CLK OUT: Used to output a clock externally, available in RUN, SLEEP, STOP, and STANDBY modes
- HFCLK: High-frequency clock derived from HFXT or HFCLK IN, available in RUN and SLEEP mode
- HSCLK: High-speed clock derived from HFCLK or the SYSPLL, available in RUN and SLEEP mode
- CANCLK: CAN functional clock, derived from HFCLK or SYSPLL

For more details, see the CKM chapter of the MSPM0 G-Series 80MHz Microcontrollers Technical Reference Manual.

#### 8.5 DMA

The direct memory access (DMA) controller allows movement of data from one memory address to another without CPU intervention. For example, the DMA can be used to move data from ADC conversion memory to SRAM. The DMA reduces system power consumption by allowing the CPU to remain in low power mode, without having to awaken to move data to or from a peripheral.

The DMA in these devices support the following key features:

- 7 independent DMA transfer channels
  - 3 full-feature channel (DMA0, DMA1 and DMA2), supporting repeated transfer modes
  - 4 basic channels (DMA3, DMA4, DMA5 and DMA6) supporting single transfer modes
- Configurable DMA channel priorities



- Byte (8-bit), short word (16-bit), word (32-bit) and long word (64-bit) or mixed byte and word transfer capability
- Transfer counter block size supports up to 64k transfers of any data type
- Configurable DMA transfer trigger selection
- · Active channel interruption to service other channels
- · Early interrupt generation for ping-pong buffer architecture
- Cascading channels upon completion of activity on another channel
- Stride mode to support data re-organization, such as 3-phase metering applications

Table 8-3 lists the available triggers for the DMA which are configured using the DMATCTL.DMATSEL control bits in the DMA memory mapped registers.

Table 8-2. DMA Features

Feature	FULL	BASIC
Channel#	0,1,2	3,4,5,6
Repeat Mode	Yes	-
Table & Fill Mode	Yes	-
Gather Mode	-	-
Pre-IRQ	-	-
Auto Enable	-	-
Long Long (128-bit) Transfer	-	-
Stride Mode	-	-
Cascading Channel Support	-	-

Table 8-3, DMA Trigger Mapping

Trigger 0:12	Source	Trigger 13:24	Source
0	Software	13	SPI1 Publisher 1
1	Generic Subscriber 0 (FSUB_0)	14	SPI1 Publisher 2
2	Generic Subscriber 1 (FSUB_1)	15	UART3 Publisher 1
3	AES Publisher 1	16	UART3 Publisher 2
4	AES Publisher 2	17	UART0 Publisher 1
5	AES Publisher 3	18	UART0 Publisher 2
6	DAC0 Publisher 2	19	UART1 Publisher 1
7	I2C0 Publisher 1	20	UART1 Publisher 2
8	I2C0 Publisher 2	21	UART2 Publisher 1
9	I2C1 Publisher 1	22	UART2 Publisher 2
10	I2C1 Publisher 2	23	ADC0 Publisher 2
11	SPI0 Publisher 1	24	ADC1 Publisher 2
12	SPI0 Publisher 2		

For more details, see the DMA chapter of the *MSPM0 G-Series 80MHz Microcontrollers Technical Reference Manual*.

### 8.6 Events

The event manager transfers digital events from one entity (for example, a peripheral) to another (for example, a second peripheral, the DMA, or the CPU). The event manager implements event transfer through a defined set of event publishers (generators) and subscribers (receivers) which are interconnected through an event fabric containing a combination of static and programmable routes.



Events that are transferred by the event manager include:

- · Peripheral event transferred to the CPU as an interrupt request (IRQ) (Static Event)
  - Example: RTC interrupt is sent to the CPU
- Peripheral event transferred to the DMA as a DMA trigger (DMA Event)
  - Example: UART data receive trigger to DMA to request a DMA transfer
- Peripheral event transferred to another peripheral to directly trigger an action in hardware (Generic Event)
  - Example: TIMx timer peripheral publishes a periodic event to the ADC subscriber port, and the ADC uses the event to trigger start-of-sampling

Refer to the Event chapter of the MSPM0 G-Series 80MHz Microcontrollers Technical Reference Manual for more information.

### **Table 8-4. Generic Event Channels**

A generic route is either a point-to-point (1:1) route or a point-to-two (1:2) splitter route in which the peripheral publishing the event is configured to use one of several available generic route channels to publish its event to another entity (or entities, in the case of a splitter route), where an entity may be another peripheral, a generic DMA trigger event, or a generic CPU event.

CHANID	Generic Route Channel Selection	Channel Type
0	No generic event channel selected	N/A
1	Generic event channel 1 selected	1:1
2	Generic event channel 2 selected	1:1
3	Generic event channel 3 selected	1:1
4	Generic event channel 4 selected	1:1
5	Generic event channel 5 selected	1:1
6	Generic event channel 6 selected	1:1
7	Generic event channel 7 selected	1:1
8	Generic event channel 8 selected	1:1
9	Generic event channel 9 selected	1:1
10	Generic event channel 10 selected	1:1
11	Generic event channel 11 selected	1:1
12	Generic event channel 12 selected	1 : 2 (splitter)
13	Generic event channel 13 selected	1 : 2 (splitter)
14	Generic event channel 14 selected	1 : 2 (splitter)
15	Generic event channel 15 selected	1 : 2 (splitter)

## 8.7 Memory

# 8.7.1 Memory Organization

Table 8-5 summarizes the memory map of the devices. For more information about the memory region detail, see the *Platform Memory Map* section in the *MSPM0 G-Series 80MHz Microcontrollers Technical Reference Manual*.

**Table 8-5. Memory Organization** 

MEMORY REGION	SUBREGION	MSPM0G3505	MSPM0G3506	MSPM0G3507
Code (Flash)	ECC Corrected	32KB-8B <sup>(1)</sup> 0x0000.0000 to 0x0000.7FF8	64KB-8B <sup>(1)</sup> 0x0000.0000 to 0x0000.FFF8	128KB-8B <sup>(1)</sup> 0x0000.0000 to 0x0001.FFF8
	ECC Uncorrected	0x0040.0000 to 0x0040.7FF8	0x0040.0000 to 0x0040.FFF8	0x0040.0000 to 0x0041.FFF8



**Table 8-5. Memory Organization (continued)** 

MEMORY REGION	SUBREGION	MSPM0G3505	MSPM0G3506	MSPM0G3507
	Parity checked	0x2010.0000 to 0x2010.3FFF	0x2010.0000 to 0x2010.7FFF	0x2010.0000 to 0x2010.7FFF
SRAM (SRAM)	Un-checked	0x2020.0000 to 0x2020.3FFF	0x2020.0000 to 0x2020.7FFF	0x2020.0000 to 0x2020.7FFF
	Parity code	0x2030.0000 to 0x2030.3FFF	0x2030.0000 to 0x2030.7FFF	0x2030.0000 to 0x2030.7FFF
	Peripherals	0x4000.0000 to 0x40FF.FFFF	0x4000.0000 to 0x40FF.FFFF	0x4000.0000 to 0x40FF.FFFF
	Flash ECC Corrected	0x4100.0000 to 0x4100.8000	0x4100.0000 to 0x4101.0000	0x4100.0000 to 0x4102.0000
	Flash ECC Uncorrected	0x4140.0000 to 0x4140.8000	0x4140.0000 to 0x4141.0000	0x4140.0000 to 0x4142.0000
	Flash ECC code	0x4180.0000 to 0x4180.8000	0x4180.0000 to 0x4181.0000	0x4180.0000 to 0x4182.0000
	Configuration NVM(NONMAIN) ECC Corrected	512 bytes 0x41C0.0000 to 0x41C0.0200	512 bytes 0x41C0.0000 to 0x41C0.0200	512 bytes 0x41C0.0000 to 0x41C0.0200
Peripheral	Configuration NVM(NONMAIN) ECC Uncorrected	0x41C1.0000 to 0x41C1.0200	0x41C1.0000 to 0x41C1.0200	0x41C1.0000 to 0x41C1.0200
	Configuration NVM(NONMAIN) ECC code	0x41C2.0000 to 0x41C2.0200	0x41C2.0000 to 0x41C2.0200	0x41C2.0000 to 0x41C2.0200
	FACTORY Corrected	0x41C4.0000 to 0x41C4.0080	0x41C4.0000 to 0x41C4.0080	0x41C4.0000 to 0x41C4.0080
	FACTORY Uncorrected	0x41C5.0000 to 0x41C5.0080	0x41C5.0000 to 0x41C5.0080	0x41C5.0000 to 0x41C5.0080
	FACTORY ECC code	0x41C6.0000 to 0x41C6.0080	0x41C6.0000 to 0x41C6.0080	0x41C6.0000 to 0x41C6.0080
Sul	osystem	0x6000.0000 to 0x7FFF.FFFF	0x6000.0000 to 0x7FFF.FFFF	0x6000.0000 to 0x7FFF.FFFF
System PPB		0xE000.0000 to 0xE00F.FFFF	0xE000.0000 to 0xE00F.FFFF	0xE000.0000 to 0xE00F.FFFF

<sup>(1)</sup> First 32KB flash memory (address 0x0000.0000 to 0x0000.8000) has up to 100000 program/erase cycles.

## 8.7.2 Peripheral File Map

Table 8-6 lists the available peripherals and the register base address for each.

**Table 8-6. Peripherals Summary** 

Peripheral Name	Base Address	Size
COMP0	0x40008000	0x2000
COMP1	0x4000A000	0x2000
COMP2	0x4000C000	0x2000
DAC_OUT	0x40018000	0x2000
OPA0	0x40020000	0x2000
OPA1	0x40022000	0x2000
VREF	0x40030000	0x2000
WWDT0	0x40080000	0x2000
WWDT1	0x40082000	0x2000
TIMG0	0x40084000	0x2000
TIMG8	0x40090000	0x2000



**Table 8-6. Peripherals Summary (continued)** 

Peripheral Name	Base Address	Size
RTC	0x40094000	0x2000
GPIO0	0x400A0000	0x2000
GPIO1	0x400A2000	0x2000
SYSCTL	0x400AF000	0x3000
DEBUGSS	0x400C7000	0x2000
EVENT	0x400C9000	0x3000
NVMNW	0x400CD000	0x2000
I2C0	0x400F0000	0x2000
I2C1	0x400F2000	0x2000
UART1	0x40100000	0x2000
UART2	0x40102000	0x2000
UART0	0x40108000	0x2000
MCPUSS	0x40400000	0x2000
MATHACL	0x40410000	0x2000
WUC	0x40424000	0x1000
IOMUX	0x40428000	0x2000
DMA	0x4042A000	0x2000
CRC	0x40440000	0x2000
AES	0x40442000	0x2000
TRNG	0x40444000	0x2000
SPI0	0x40468000	0x2000
SPI1	0x4046A000	0x2000
UART3	0x40500000	0x2000
CAN-FD	0x40508000	0x8000
ADC0	0x4000000	0x1000
ADC1	0x40002000	0x1000
ADC0 <sup>(1)</sup>	0x40556000	0x1000
ADC1 <sup>(1)</sup>	0x40558000	0x1000
TIMA0	0x40860000	0x2000
TIMA1	0x40862000	0x2000
TIMG6	0x40868000	0x2000
TIMG7	0x4086A000	0x2000
TIMG12	0x40870000	0x2000

<sup>(1)</sup> Aliased region of ADC0 and ADC1 memory-mapped registers



## 8.7.3 Peripheral Interrupt Vector

Table 8-7 shows the IRQ number and the interrupt group number for each peripherals in this device.

Table 8-7. Interrupt Vector Number

Table 8-7. Interrupt Vector Number							
PERIPHERAL NAME	NVIC IRQ	GROUP IIDX					
WWDT0	0	0					
WWDT1	0	1					
DEBUGSS	0	2					
NVMNW	0	3					
EVENT SUB PORT0	0	4					
EVENT SUB PORT1	0	5					
SYSCTL	0	6					
GPIO0	1	0					
GPIO1	1	1					
COMP0	1	2					
COMP1	1	3					
COMP2	1	4					
TRNG	1	5					
TIMG8	2	-					
UART3	3	-					
ADC0	4	-					
ADC1	5	-					
CAN-FD	6	-					
DAC_OUT	7	-					
SPI0	9	-					
SPI1	10	-					
UART1	13	-					
UART2	14	-					
UART0	15	-					
TIMG0	16	-					
TIMG6	17	-					
TIMAO	18	-					
TIMA1	19	-					
TIMG7	20	-					
TIMG12	21	-					
12C0	24	-					
I2C1	25	-					
AES	28	-					
RTC	30	-					
DMA	31	-					
	l .						

# 8.8 Flash Memory

A single bank of non-volatile flash memory is provided for storing executable program code and application data. Key features of the flash include:

- Hardware ECC protection (encode and decode) with single bit error correction and double-bit error detection
- In-circuit program and erase operations supported across the entire recommended supply range



- Small 1KB sector sizes (minimum erase resolution of 1KB)
- Up to 32 application-chosen sectors of flash address space can be used as high endurance sectors to enable EEPROM emulation applications. This includes sectors from the main bank(s) and optional data bank. In devices with data bank, it is possible to use some sectors from the data bank and the rest from the main bank(s) as high endurance sectors. On devices with <=32kB flash memory, the entire flash memory supports NWEC(HI\_ENDURANCE) erase/program cycles

For a complete description of the flash memory, see the NVM chapter of the technical reference manual.

#### **8.9 SRAM**

MSPM0Gxx MCUs include a low power, high performance SRAM memory with zero wait state access across the supported CPU frequency range of the device. MSPM0Gxx MCUs also provides up to 32KB of SRAM with hardware parity. SRAM memory can be used for storing volatile information such as the call stack, heap, global data, and code. The SRAM memory content is fully retained in run, sleep, stop, and standby operating modes and is lost in shutdown mode. A write protection mechanism is provided to allow the application to prevent unintended modifications to the SRAM memory. Write protection is useful when placing executable code into SRAM as it provides a level of protection against unintentional overwrites of code by either the CPU or DMA. Placing code in SRAM can improve performance of critical loops by enabling zero wait state operation and lower power consumption.

A write-execute mutual exclusion mechanism is provided to allow the application to partition the SRAM into two sections: a read-write (RW) partition and a read-execute (RX) partition. The SRAMBOUNDARY register in SYSCTL needs to be configured to set up these partitions. The RX partition occupies the upper portion of the SRAM address space. Write protection is useful when placing executable code into SRAM as it provides a level of protection against unintentional overwrites of code by either the CPU or DMA. Placing code in SRAM can improve performance of critical loops by enabling zero wait state operation and lower power consumption. Preventing code execution from the RW partition improves security by preventing self-modifying code execution ability.

#### 8.10 **GPIO**

The general purpose input/output (GPIO) peripheral provides the user with a means to write data out and read data in to and from the device pins. Through the use of the Port A and Port B GPIO peripherals, these devices support up to 60 GPIO pins.

The key features of the GPIO module include:

- 0 wait state MMR access from CPU
- Set/Clear/Toggle multiple bits without the need of a read-modify-write construct in software
- · GPIOs with "Standard with Wake" drive functionality able to wake the device from SHUTDOWN mode
- "FastWake" feature enables low-power wakeup from STOP and STANDBY modes for any GPIO port
- · User controlled input filtering

For more details, see the GPIO chapter of the MSPM0 G-Series 80MHz Microcontrollers Technical Reference Manual.

#### **8.11 IOMUX**

The IOMUX peripheral enables IO pad configuration and controls digital data flow to and from the device pins. The key features of the IOMUX include:

- IO Pad configuration registers allow for programmable drive strength, speed, pullup-down, and more
- · Digital pin muxing allows for multiple peripheral signals to be routed to the same IO pad
- · Pin functions and capabilities are user-configured using the PINCM register

For more details, see the IOMUX chapter of the MSPM0 G-Series 80MHz Microcontrollers Technical Reference Manual.



#### 8.12 ADC

Both 12-bit analog-to-digital converter (ADC) modules in these devices, ADC0 and ADC1, support fast 12-bit conversions with single-ended inputs and simultaneous sampling operation.

#### ADC features include:

- 12-bit output resolution at 4Msps with greater than 11.1 ENOB
- HW averaging enables 14-bit effective resolution at 250ksps
- Up to 17 total external input channels with individual result storage registers
- Internal channels for temperature sensing, supply monitoring, and analog signal chain (interconnection with OPA, DAC, etc.)
- Software selectable reference:
  - Configurable internal reference voltage of 1.4V and 2.5V (requires decoupling capacitor on VREF± pins)
  - MCU supply voltage (VDD)
  - External reference supplied to the ADC through the VREF± pins
- · Operates in RUN, SLEEP, and STOP modes

**Table 8-8. ADC Channel Mapping** 

CHANNEL (0.71	SIGNAL	NAME <sup>(2)</sup>	CHANNEL[8:15]	SIGNAL NAME <sup>(1)</sup> (2)		
CHANNEL[0:7]	ADC0	ADC1	CHANNEL[0.13]	ADC0	ADC1	
0	A0_0	A1_0 / DAC_OUT <sup>(4)</sup>	8	A1_7 <sup>(3)</sup>	A0_7 <sup>(3)</sup>	
1	A0_1	A1_1	9	-	-	
2	A0_2	A1_2	10	-	-	
3	A0_3	A1_3	11	Temperature Sensor	-	
4	A0_4	A1_4	12	A0_12	Temperature Sensor	
5	A0_5	A1_5	13	OPA0 output	OPA1 output	
6	A0_6	A1_6	14	GPAMP output	GPAMP output	
7	A0_7	A1_7	15	Supply/Battery Monitor	Supply/Battery Monitor	

- (1) Italicized signal names are purely internal to the SoC. These signals are used for internal peripheral interconnections.
- (2) For more information about device analog connections please refer to Section 8.30
- (3) Note that each channel 8 of each ADC can be sampled by the opposite ADC.
- (4) When DAC\_OUT is used, A1\_0 cannot be used to sample external signals. Avoid using external circuitry on the PA15 pin when using DAC\_OUT.

For more details, see the ADC chapter of the MSPM0 G-Series 80MHz Microcontrollers Technical Reference Manual.

#### 8.13 Temperature Sensor

The temperature sensor provides a voltage output that changes linearly with device temperature. The temperature sensor output is internally connected to one of ADC input channels to enable a temperature-to-digital conversion.

A unit-specific single-point calibration value for the temperature sensor is provided in the factory constants memory region. This calibration value represents the ADC conversion result (in ADC code format) corresponding to the temperature sensor being measured in 12-bit mode with the 3.3V VDD reference at the factory trim temperature (TS<sub>TRIM</sub>). The ADC and VREF configuration for the above measurement is as the following: RES=0 (12-bit mode), VRSEL=0h (VDD), ADC t<sub>Sample</sub>=12.5µs. This calibration value can be used with the temperature sensor temperature coefficient (TS<sub>c</sub>) to estimate the device temperature. See the temperature sensor section of the MSPMO G-Series 80MHz Microcontrollers Technical Reference Manual for guidance on estimating the device temperature with the factory trim value.



#### **8.14 VREF**

The shared voltage reference module (VREF) in these devices contain a configurable voltage reference buffer which allows users to supply a stable reference to on-board analog peripherals. It also supports bringing in an external reference for applications where higher accuracy is required.

#### VREF features include:

- 1.4V and 2.5V user-selectable internal references
- Internal reference supports full speed ADC operation
- Support for bringing in an external reference on VREF± device pins
- Requires a decoupling capacitor placed on VREF± pins for proper operation. See VREF specification section for more details




Figure 8-1. VREF Module

For more details, see the VREF chapter of the MSPM0 G-Series 80MHz Microcontrollers Technical Reference Manual.

#### 8.15 COMP

The comparator peripheral in the device compares the voltage levels on two inputs terminals and provides a digital output based on this comparison. It supports the following key features:

- Programmable hysteresis
- Programmable reference voltage:
  - External reference voltage (VREF IO)
  - Internal reference voltage (1.4V, 2.5V)
  - Integrated 8-bit reference DAC, the output can also connect to OPA input terminal internally as an output buffer.
- Configurable operation modes:
  - High speed mode
  - Lower power mode
- Programmable output glitch filter delay
- Supports 6 blanking sources (refer to the CTL2 register of the MSPM0 G-Series 80MHz Microcontrollers Technical Reference Manual)
- Support output wake up device from most low-power modes except the shutdown mode.
- Output connected to advanced timer fault handling mechanism



 The IPSEL and IMSEL bits in comparator registers can be used to select the comparator channel inputs from device pins or from internal analog modules.

Table 8-9. COMP Blanking Source Table

CTL2.BLANKSRC VALUE	BLANKING SOURCE
1	TIMA0.CC2
2	TIMA0.CC3
3	TIMA1.CC1
4	TIMG12.CC1
5	TIMG6.CC1
6	TIMG7.CC1

#### Table 8-10. COMP0 Input Channel Selection

IPSEL / IMSEL BITS	POSITIVE TERMINAL INPUT	NEGATIVE TERMINAL INPUT
0x0	COMP0_IN0+	COMP0_IN0-
0x1	COMP0_IN1+	COMP0_IN1-
0x2	COMP0_IN2+	COMP0_IN2-
0x5	DAC_OUT / COMP0_IN3+(1)	Temp Sense Output
0x6	OPA1 output	OPA0 output
0x7	COMP1 positive terminal signal	GPAMP Output

#### Table 8-11. COMP1 Input Channel Selection

IPSEL / IMSEL BITS	POSITIVE TERMINAL INPUT	NEGATIVE TERMINAL INPUT
0x0	COMP1_IN0+	COMP1_IN0-
0x1	COMP1_IN1+	COMP1_IN1-
0x2	COMP1_IN2+	COMP1_IN2-
0x5	DAC_OUT / COMP1_IN3+(1)	-
0x7	COMP0 positive terminal signal	GPAMP Output

### Table 8-12. COMP2 Input Channel Selection

IPSEL / IMSEL BITS	POSITIVE TERMINAL INPUT	NEGATIVE TERMINAL INPUT
0x0	COMP2_IN0+	COMP2_IN0-
0x1	COMP2_IN1+	COMP2_IN1-
0x5	DAC_OUT <sup>(1)</sup>	-
0x7	-	GPAMP Output

<sup>(1)</sup> The connection to COMP0/1\_IN3+ and DAC\_OUT connects using the PA15 pin. When connecting DAC\_OUT to COMP0/1\_IN3+, avoid using external circuitry on the PA15 pin.

For more information about device analog connections, see Section 8.30.

For more details, see the COMP chapter of the MSPM0 G-Series 80MHz Microcontrollers Technical Reference Manual.

#### 8.16 DAC

The 12-bit buffered digital-to-analog converter (DAC) in these devices converts a digital input value into an analog voltage to a buffered output channel and it supports the following key features:

- · Up to 1-Msps output sampling rate
- 8-bit or 12-bit voltage-output resolution
- Self-calibration option for offset error correction
- Straight binary or twos-complement data format
- Integrated sample time generator for generation of predefined sampling rates
- Integrated FIFO and support DMA operation



- One hardware trigger from event fabric for conversion
- · Programmable voltage reference options:
  - Supply voltage (VDD)
  - External reference voltage (VREF IO)
  - Internal reference voltage (1.4V, 2.5V)

For more information about device analog connections, see Section 8.30.

For more details, see the DAC chapter of the MSPM0 G-Series 80MHz Microcontrollers Technical Reference Manual.

#### 8.17 OPA

The zero-drift op amps (OPAs) in these devices, OPA0 and OPA1, are chopper stabilized operational amplifiers with rail-to-rail input/output and a programmable gain stage feedback loop.

The OPA peripherals support the following key features:

- Software-selectable zero-drift chopper stabilization for improved accuracy and drift performance
- Factory trimming to remove offset error
- Burnout current source (BCS) integrated to monitor sensor health
- · Programmable gain amplifier (PGA) up to 32x

The OPA features configurable input muxes P-MUX, N-MUX, and M-MUX to support various analog signal chain amplifier configurations that include general purpose, inverting, noninverting, unity gain, cascade, noninverting cascade, difference, and more. The following tables list the input channel mapping for each OPA.

Table 8-13. OPA0 Input Channel Mapping

	rabio o rei er vie impat eriamier mapping						
PSEL	P-MUX INPUTS	NSEL	N-MUX INPUTS	MSEL	M-MUX INPUTS		
0x0	Open	0x0	Open	0x0	Open		
0x1	OPA0_IN0+	0x1	OPA0_IN0-	0x1	OPA0_IN1-		
0x2	OPA0_IN1+	0x2	OPA0_IN1-	0x2	GND		
0x3	DAC_OUT / OPA0_IN2+(1)	0x3	OPA1_RBOT	0x3	DAC_OUT / OPA0_IN2+(1)		
0x4	DAC8.0_OUT	0x4	RTAP	0x4	OPA1_RTOP		
0x5	VREF	0x5	RTOP				
0x6	OPA1_RTOP						
0x7	GPAMP Output						
0x8	GROUND						

Table 8-14. OPA1 Input Channel Mapping

PSEL	P-MUX INPUTS	NSEL	N-MUX INPUTS	MSEL	M-MUX INPUTS
0x0	Open	0x0	Open	0x0	Open
0x1	OPA1_IN0+	0x1	OPA1_IN0-	0x1	OPA1_IN1-
0x2	OPA1_IN1+	0x2	OPA1_IN1-	0x2	GND
0x3	DAC_OUT / OPA1_IN2+(1)	0x3	OPA0_RBOT	0x3	DAC_OUT / OPA1_IN2+(1)
0x4	DAC8.1_OUT	0x4	RTAP	0x4	OPA0_RTOP
0x5	VREF	0x5	RTOP		
0x6	OPA0_RTOP				
0x7	GPAMP Output				
0x8	GROUND				

<sup>(1)</sup> The connection to OPA and DAC\_OUT connects using the PA15 pin. When connecting DAC\_OUT to OPA, avoid using external circuitry on the PA15 pin.

For more information about device analog connections, see Section 8.30



For more details, see the OPA chapter of the MSPM0 G-Series 80MHz Microcontrollers Technical Reference Manual.

#### **8.18 GPAMP**

The general-purpose amplifier (GPAMP) peripheral is a chopper-stabilized general-purpose operational amplifier with rail-to-rail input and output.

The GPAMP supports the following features:

- · Software selectable chopper stabilization
- Rail-to-rail input and output
- Programmable internal unity gain feedback loop

For more details, see the ADC chapter of the MSPM0 G-Series 80MHz Microcontrollers Technical Reference Manual.

#### **8.19 TRNG**

The true random number generator (TRNG) utilizes an internal circuit to generate 32-bit random numbers. The TRNG is intended to be used as a source to a deterministic random number generator (DRNG) to build a FIPS-140-2 compliant system. Key features of the TRNG include:

- · Generation of 32-bit random numbers
- A new 32-bit number may be generated every 32 × 4 = 128 TRNG clock cycles
- Built-in health tests
- Available in RUN and SLEEP modes

For more details, see the TRNG chapter of the MSPM0 G-Series 80MHz Microcontrollers Technical Reference Manual.

#### 8.20 AES

The advanced encryption standard (AES) accelerator offloads AES (FIPS PUB 197) encryption and decryption operations from the CPU. Key features include:

- Support for 128-bit and 256-bit encryption keys
- · On-the-fly key expansion
- · Offline key generation for decryption
- · Shadow register for storing the initial key for all key lengths
- DMA support for ECB, CBC, OFB, and CFB cipher modes
- AES ready interrupt generation
- Available in RUN and SLEEP modes

For more details, see the AES chapter of the MSPM0 G-Series 80MHz Microcontrollers Technical Reference Manual.

#### 8.21 CRC

The cyclical redundancy check (CRC) module provides a signature for an input data sequence. Key features of the CRC module include:

- Support for 16-bit CRC based on CRC16-CCITT
- Support for 32-bit CRC based on CRC32-ISO3309
- Support for bit reversal

For more details, see the CRC chapter of the MSPM0 G-Series 80MHz Microcontrollers Technical Reference Manual.

### 8.22 MATHACL

The math accelerator (MATHACL) is a collection of hardware accelerated 32-bit math functions to improve system computational throughput. The MATHACL offloads mathematical calculations performed by the CPU to improve efficiency and CoreMark performance.



The following hardware functions are available in the MATHACL:

- Sine/Cosine (SINCOS)
- Arc tangent (ATAN2)
- Square root (SQRT)
- Division (DIV)
- Multiply with 32-bit result (MPY32)
- Square with 32-bit result (SQUARE32)
- Multiply with 64-bit result (MPY64)
- Square with 64-bit result (SQUARE64)
- Multiply-accumulate (MAC)
- Square-accumulate (SAC)

For more details, see the MATHACL chapter of the MSPM0 G-Series 80MHz Microcontrollers Technical Reference Manual.

#### 8.23 **UART**

The UART peripherals (UART0, UART1, UART2, and UART3) provide the following key features:

- · Standard asynchronous communication bits for start, stop, and parity
- · Fully programmable serial interface
  - 5, 6, 7 or 8 data bits
  - Even, odd, stick, or no-parity bit generation and detection
  - 1 or 2 stop bit generation
  - Line-break detection
  - Glitch filter on the input signals
  - Programmable baud rate generation with oversampling by 16, 8 or 3
  - Local Interconnect Network (LIN) mode support
- Separated transmit and receive FIFOs support DAM data transfer
- Support transmit and receive loopback mode operation
- See Table 8-15 for detail information on supported protocols

#### Table 8-15, UART Features

UART Features	UART0 (Extend)	UART1 and 2 (Main)	UART3 (Main)
Active in Stop and Standby Mode	Yes	Yes	-
Separate transmit and receive FIFOs	Yes	Yes	Yes
Support hardware flow control	Yes	Yes	Yes
Support 9-bit configuration	Yes	Yes	Yes
Support LIN mode	Yes	-	-
Support DALI	Yes	-	-
Support IrDA	Yes	-	-
Support ISO7816 Smart Card	Yes	-	-
Support Manchester coding	Yes	-	-

For more details, see the UART chapter of the MSPM0 G-Series 80MHz Microcontrollers Technical Reference Manual.

#### 8.24 I2C

The inter-integrated circuit interface (I<sup>2</sup>C) peripherals in these devices provide bidirectional data transfer with other I2C devices on the bus and support the following key features:

- 7-bit and 10-bit addressing mode with multiple 7-bit target addresses
- Multiple-controller transmitter or receiver mode
- Target receiver or transmitter mode with configurable clock stretching
- Support Standard-mode (Sm), with a bit rate up to 100 kbit/s



- Support Fast-mode (Fm), with a bit rate up to 400 kbit/s
- Support Fast-mode Plus (Fm+), with a bit rate up to 1 Mbit/s
  - Supported on open drain IOs (ODIO) and high-drive (HDIO) IOs only
- Separated transmit and receive FIFOs support DMA data transfer
- · Support SMBus 3.0 with PEC, ARP, timeout detection and host support
- Wakeup from low power mode on address match
- Support analog and digital glitch filter for input signal glitch suppression
- 8-entry transmit and receive FIFOs

For more details, see the I2C chapter of the MSPM0 G-Series 80MHz Microcontrollers Technical Reference Manual.

#### 8.25 SPI

The serial peripheral interface (SPI) peripherals in these devices support the following key features:

- Support MCLK/2 bit rate and up to 32Mbps in both controller and peripheral mode <sup>1</sup>
- · Configurable as a controller or a peripheral
- Configurable chip select for both controller and peripheral
- Programmable clock prescaler and bit rate
- Programmable data frame size from 4 bits to 16 bits (controller mode) and 7 bits to 16 bit (peripheral mode)
- Supports PACKEN feature that allows the packing of two 16 bit FIFO entries into a 32-bit value to improve CPU performance
- Transmit and receive FIFOs (four entries each with 16 bits per entry) supporting DMA data transfer
- Supports TI mode, Motorola mode and National Microwire format

For more details, see the SPI chapter of the MSPM0 G-Series 80MHz Microcontrollers Technical Reference Manual.

#### 8.26 CAN-FD

The controller area network (CAN) controller enables communication with a CAN2.0A, CAN2.0B, or CAN-FD bus and is compliant to ISO 11898-1:2015 standard supporting up to 5Mbit/s bit rate. Key features of the CAN-FD peripheral include:

- Full support for 64-byte CAN-FD frames
- Dedicated 1KB message SRAM with ECC
- Configurable transmit FIFO, transmit queue and event FIFO (up to 32 elements)
- Up to 32 dedicated transmit buffers and 64 dedicated receive buffers
- Two configurable receive FIFOs (up to 64 elements each)
- · Up to 128 filter elements
- · Two interrupt lines
- Power-down and wake-up support
- Timestamp counter

For more details, see the CAN-FD chapter of the MSPM0 G-Series 80MHz Microcontrollers Technical Reference Manual.

#### 8.27 WWDT

The windowed watchdog timer (WWDT) can be used to supervise the operation of the device, specifically code execution. The WWDT can be used to generate a reset or an interrupt if the application software does not successfully reset the watchdog within a specified window of time. Key features of the WWDT include:

- 25-bit counter
- Programmable clock divider
- Eight software selectable watchdog timer periods
- Eight software selectable window sizes
- Support for stopping the WWDT automatically when entering a sleep mode

Only SPI signals on HSIO pins support data rate > 16Mbps; see the Pin Diagrams section for HSIO pins.



· Interval timer mode for applications which do not require watchdog functionality

For more details, see the WWDT chapter of the MSPM0 G-Series 80MHz Microcontrollers Technical Reference Manual.

#### 8.28 RTC

The real-time clock (RTC) operates off of a 32kHz input clock source (typically a low frequency crystal) and provides a time base to the application with multiple options for interrupts to the CPU. Key features of the RTC include:

- · Counters for seconds, minutes, hours, day of the week, day of the month, month, and year
- Binary or BCD format
- Leap-year handling
- · One customizable alarm interrupt based on minute, hour, day of the week, and day of the month
- Interval alarm interrupt to wake every minute, every hour, at midnight, or at noon
- Interval alarm interrupt providing periodic wake-up at 4096, 2048, 1024, 512, 256, or 128Hz
- Interval alarm interrupt providing periodic wake-up at 64, 32, 16, 8, 4, 2, 1, and 0.5Hz
- Calibration for crystal offset error (up to ± 240ppm)
- Compensation for temperature drift (up to ± 240ppm)
- RTC clock output to pin for calibration

For more details, see the RTC chapter of the MSPM0 G-Series 80MHz Microcontrollers Technical Reference Manual.

#### 8.29 Timers (TIMx)

The timer peripherals in these devices support the following key features, for specific configuration see Table 8-16:

#### Specific features for the general-purpose timer (TIMGx) include:

- 16-bit and 32-bit timers with up, down or up-down counting modes, with repeat-reload mode
- · Selectable and configurable clock source
- 8-bit programmable prescaler to divide the counter clock frequency
- · Two independent CC channels for
  - Output compare
  - Input capture
  - PWM output
  - One-shot mode
- Shadow CC register available in TIMG6, TIMG7 and TIMG12
- Shadow load register available in TIMG6, TIMG7
- Support quadrature encoder interface (QEI) for positioning and movement sensing available in TIMG8
- Support synchronization and cross trigger among different TIMx instances in the same power domain
- Support interrupt/DMA trigger generation and cross peripherals (such as ADC) trigger capability
- Cross trigger event logic for Hall sensor inputs (TIMG8)

#### Specific features for the advanced timer (TIMAx) include:

- · 16-bit timer with up, down or up-down counting modes, with repeat-reload mode
- Selectable and configurable clock source
- 8-bit programmable prescaler to divide the counter clock frequency
- Repeat counter to generate an interrupt or event only after a given number of cycles of the counter
- Up to four independent CC channels for
  - Output compare
  - Input capture
  - PWM output
  - One-shot mode
- Internal fifth and sixth internal CC channel for capture/compare events
- Shadow register for load and CC register available in both TIMA0 and TIMA1



- Complementary output PWM
- Asymmetric PWM with programmable dead band insertion
- Fault handling mechanism to ensure the output signals in a safe user-defined state when a fault condition is encountered
- Support synchronization and cross trigger among different TIMx instances in the same power domain
- · Support interrupt and DMA trigger generation and cross peripherals (such as ADC) trigger capability
- Two additional capture/compare channels for internal events

# Table 8-16. TIMx Configurations

TIMER NAME	POWER DOMAIN	RESOLUTION	PRESCALE R	REPEAT COUNTER	CAPTURE / COMPARE CHANNELS	PHASE LOAD	SHADOW LOAD	SHADOW	DEADBAND	FAULT	QEI
TIMG0	PD0	16-bit	8-bit	-	2	_	-	_	-	_	_
TIMG6	PD1	16-bit	8-bit	_	2	_	Yes	Yes	_	_	-
TIMG7	PD1	16-bit	8-bit	-	2	_	Yes	Yes	-	-	_
TIMG8	PD0	16-bit	8-bit	-	2	_	-	_	-	-	Yes
TIMG12	PD1	32-bit	-	-	2	_	-	Yes	-	-	_
TIMA0	PD1	16-bit	8-bit	8-bit	4	Yes	Yes	Yes	Yes	Yes	_
TIMA1	PD1	16-bit	8-bit	8-bit	2	Yes	Yes	Yes	Yes	Yes	_

Table 8-17. TIMx Cross Trigger Map (PD1)

TSEL.ETSEL Selection	TIMA0	TIMA1	TIMG6	TIMG7	TIMG12	
0	TIMA0.TRIG0	TIMA0.TRIG0	TIMA0.TRIG0	TIMA0.TRIG0	TIMA0.TRIG0	
1	TIMA1.TRIG0	TIMA1.TRIG0	TIMA1.TRIG0	TIMA1.TRIG0	TIMA1.TRIG0	
2	TIMG6.TRIG0	TIMG6.TRIG0	TIMG6.TRIG0	TIMG6.TRIG0	TIMG6.TRIG0	
3	TIMG7.TRIG0	TIMG7.TRIG0	TIMG7.TRIG0	TIMG7.TRIG0	TIMG7.TRIG0	
4	TIMG12.TRIG0	TIMG12.TRIG0	TIMG12.TRIG0	TIMG12.TRIG0	TIMG12.TRIG0	
5	TIMG8.TRIG0	TIMG8.TRIG0	TIMG8.TRIG0	TIMG8.TRIG0	TIMG8.TRIG0	
6 to 15	Reserved					
16	Event Subscriber Port 0 (FSUB0)					
17	Event Subscriber Port 1 (FSUB1)					
18-31		Reserved				

Table 8-18. TIMx Cross Trigger Map (PD0)

TSEL.ETSEL SELECTION	TIMG0	TIMG8			
0	TIMG0.TRIG0	TIMG0.TRIG0			
1	TIMG8.TRIG0	TIMG8.TRIG0			
2 to 15	Reserved				
16	Event Subscriber Port 0 (FSUB0)				
17	Event Subscriber Port 1 (FSUB1)				
18-31	Rese	Reserved			

For more details, see the TIMx chapter of the MSPM0 G-Series 80MHz Microcontrollers Technical Reference Manual.

Submit Document Feedback



# 8.30 Device Analog Connections

Figure 8-2 shows the internal analog connection of the device.




Figure 8-2. Device Analog Connections






Figure 8-3. Device Analog Connections (ADC0 and ADC1)

Enabling DAC\_OUT connects to PA15 therefore it is not recommended to have any external signal on PA15 when using DAC\_OUT.



### 8.31 Input/Output Diagrams

The IOMUX manages the selection of which peripheral function is to be used on a digital IO. It also provides the controls for the output driver, input path, and the wake-up logic for wakeup from SHUTDOWN mode. For more information, refer to the IOMUX section of the *MSPMO G-Series 80MHz Microcontrollers Technical Reference Manual*.

The mixed-signal IO pin slice diagram for a full featured IO pin is shown in Figure 8-4. Not all pins will have analog functions, wake-up logic, drive strength control, and pullup or pulldown resistors available. See the device-specific data sheet for detailed information on what features are supported for a specific pin.




Figure 8-4. Superset Input/Output Diagram



## 8.32 Serial Wire Debug Interface

A serial wire debug (SWD) two-wire interface is provided via an Arm compatible serial wire debug port (SW-DP) to enable access to multiple debug functions within the device. For a complete description of the debug functionality offered on MSPM0 devices, see the debug chapter of the technical reference manual.

Table 8-19. Serial Wire Debug Pin Requirements and Functions

DEVICE SIGNAL	DIRECTION	SWD FUNCTION				
SWCLK	Input	Serial wire clock from debug probe				
SWDIO	Input/Output	Bi-directional (shared) serial wire data				

## 8.33 Bootstrap Loader (BSL)

The bootstrap loader (BSL) enables configuration of the device as well as programming of the device memory through a UART or I2C serial interface. Access to the device memory and configuration through the BSL is protected by a 256-bit user-defined password, and it is possible to completely disable the BSL in the device configuration, if desired. The BSL is enabled by default from TI to support use of the BSL for production programming.

A minimum of two pins are required to use the BSL: the BSLRX and BSLTX signals (for UART), or the BSLSCL and BSLSDA signals (for I<sup>2</sup>C). Additionally, one or two additional pins (BSL\_invoke and NRST) may be used for controlled invocation of the bootloader by an external host.

If enabled, the BSL may be invoked (started) in the following ways:

- The BSL is invoked during the boot process if the BSL\_invoke pin state matches the defined BSL\_invoke logic level. If the device fast boot mode is enabled, this invocation check is skipped. An external host can force the device into the BSL by asserting the invoke condition and applying a reset pulse to the NRST pin to trigger a BOOTRST, after which the device will verify the invoke condition during the reboot process and start the BSL if the invoke condition matches the expected logic level.
- The BSL is automatically invoked during the boot process if the reset vector and stack pointer are left unprogrammed. As a result, a blank device from TI will invoke the BSL during the boot process without any need to provide a hardware invoke condition on the BSL\_invoke pin. This enables production programming using just the serial interface signals.
- The BSL may be invoked at runtime from application software by issuing a SYSRST with BSL entry command.

Table 8-20. BSL Pin Requirements and Functions

DEVICE SIGNAL	CONNECTION	BSL FUNCTION				
BSLRX	Required for UART	UART receive signal (RXD), an input				
BSLTX	Required for UART	UART transmit signal (TXD) an output				
BSLSCL	Required for I2C	I <sup>2</sup> C BSL clock signal (SCL)				
BSLSDA	Required for I2C	I <sup>2</sup> C BSL data signal (SDA)				
BSL_invoke	Optional	Active-high digital input used to start the BSL during boot				
NRST	Optional	Active-low reset pin used to trigger a reset and subsequent check of the invoke signal (BSL_invoke)				

For a complete description of the BSL functionality and command set, see the MSPM0 Bootloader User's Guide.

#### 8.34 Device Factory Constants

All devices include a memory-mapped FACTORY region which provides read-only data describing the capabilities of a device as well as any factory-provided trim information for use by application software. Please refer to Factory Constants chapter of the MSPM0 G-Series 80MHz Microcontrollers Technical Reference Manual for more information.



#### Table 8-21. DEVICEID

DEVICEID address is 0x41C4.0004, PARTNUM is bit 12 to 27, MANUFACTURER is bit 1 to 11.

Device	PARTNUM	MANUFACTURER
MSPM0G3505	0xBB88	0x17
MSPM0G3506	0xBB88	0x17
MSPM0G3507	0xBB88	0x17

#### Table 8-22, USERID

USERID address is 0x41C4.0008, PART is bit 0 to 15, VARIANT is bit 16 to 23

Device	PART	VARIANT	Device	PART	VARIANT
MSPM0G3507SPMR	0xAE2D	0xC7	MSPM0G3506SRHBR	0x151F	0xB5
MSPM0G3507SRGZR	0xAE2D	0xF7	MSPM0G3506SDGS28R	0x151F	0x8
MSPM0G3507SPTR	0xAE2D	0x3F	MSPM0G3505SPMR	0xC504	0x1D
MSPM0G3507SRHBR	0xAE2D	0x4C	MSPM0G3505SRGZR	0xC504	0xC7
MSPM0G3507SDGS28R	0xAE2D	0xCA	MSPM0G3505SPTR	0xC504	0x93
MSPM0G3506SPMR	0x151F	0xD4	MSPM0G3505SRHBR	0xC504	0xE7
MSPM0G3506SRGZR	0x151F	0xFE	MSPM0G3505SDGS28R	0xC504	0x8E
MSPM0G3506SPTR	0x151F	0x39			

#### 8.35 Identification

#### **Revision and Device Identification**

The hardware revision and device identification values are stored in the memory-mapped FACTORY region, refer to Device Factory Constants section, which provides read-only data describing the capabilities of a device as well as any factory-provided trim information for use by application software. Refer to Factory Constants chapter of the *MSPMO G-Series 80MHz Microcontrollers Technical Reference Manual* for more information. To identify the ROM (firmware) version the address 32'h01000048 can be accessed.

The device revision and identification information are also included as part of the top-side marking on the device package. The device-specific errata sheet describes these markings (see Section 10.4).



# 9 Applications, Implementation, and Layout

## 9.1 Typical Application

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

#### 9.1.1 Schematic

TI recommends connecting a combination of a  $10\mu\text{F}$  and a  $0.1\mu\text{F}$  low-ESR ceramic decoupling capacitor across the VDD and VSS pins, as well as placing these capacitors as close as possible to the supply pins that they decouple (within a few millimeters) to achieve a minimal loop area. The  $10\mu\text{F}$  bulk decoupling capacitor is a recommended value for most applications, but this capacitance can be adjusted if needed based upon the PCB design and application requirements. For example, larger bulk capacitors can be used, but this can affect the supply rail ramp-up time.

The NRST reset pin must be pulled up to VDD (supply level) for the device to release from RESET state and start the boot process. TI recommends connecting an external  $47k\Omega$  pullup resistor with a 10nF pulldown capacitor for most applications, enabling the NRST pin to be controlled by another device or a debug probe.

The SYSOSC frequency correction loop (FCL) circuit utilizes an external  $100k\Omega$  with 0.1% tolerance resistor with a temperature coefficient (TCR) of 25ppm/C or better populated between the ROSC pin and VSS. This resistor establishes a reference current to stabilize the SYSOSC frequency through a correction loop. This resistor is required if the FCL feature is used for higher accuracy, and it is not required if the SYSOSC FCL is not enabled. When the FCL mode is not used, the PA2 pin can be used as a digital input/output pin.

A 0.47µF tank capacitor is required for the VCORE pin and must be placed close to the device with minimum distance to the device ground. Do not connect other circuits to the VCORE pin.

For the 5V-tolerant open drain (ODIO), a pullup resistor is required to output high for I2C and UART functions, as the open drain IO only implement a low-side NMOS driver and no high-side PMOS driver. The 5V-tolerant open drain IOs are fail-safe and can have a voltage present even if VDD is not supplied.




Figure 9-1. Basic Application Schematic



# 10 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

#### 10.1 Getting Started and Next Steps

For more information on the MSP low-power microcontrollers and the tools and libraries that are available to help with development, visit the Texas Instruments *Arm Cortex-M0+ MCUs* page.

#### 10.2 Device Nomenclature

To designate the stages in the product development cycle, TI assigns prefixes to the part numbers of all MSP MCU devices and support tools. Each MSP MCU commercial family member has one of two prefixes: M0 or X. These prefixes represent evolutionary stages of product development from engineering prototypes (X) through fully qualified production devices (M0).

**X or XMS** – Experimental device that is not necessarily representative of the final device's electrical specifications

M0 - Fully qualified production device

**X and XMS** – Devices are shipped against the following disclaimer:

"Developmental product is intended for internal evaluation purposes." MSP devices have been characterized fully, and the quality and reliability of the device have been demonstrated fully. Tl's standard warranty applies. Predictions show that prototype devices (X) have a greater failure rate than the standard production devices. Tl recommends that these devices not be used in any production system because their expected end-use failure rate still is undefined. Only qualified production devices are to be used.

TI device nomenclature also includes a suffix with the device family name. This suffix indicates the temperature range, package type, and distribution format. Figure 10-1 provides a legend for reading the complete device name.




Figure 10-1. Device Nomenclature

**Table 10-1. Device Nomenclature** 

MCU Platform	MSPM0 = Arm based 32-bit M0+ XMSP = Experimental silicon Arm-based 32-bit M0+
Product Family	G = 80MHz frequency
Device Subfamily	350 = CAN-FD, 2x ADC, 2x OPA, 3x COMP
Flash Memory	5 = 32KB 6 = 64KB 7 = 128KB
Temperature Range	S = -40°C to 125°C
Package Type	See the Device Comparison section and https://www.ti.com/packaging
Distribution Format	R = Large reel

For orderable part numbers of MSP devices in different package types, see the Package Option Addendum of this document, ti.com, or contact your TI sales representative.



#### 10.3 Tools and Software

#### **Design Kits and Evaluation Modules**

MSPM0 LaunchPad (LP)

Empowers you to immediately start developing on the industry's best integrated Boards: LP-MSPM0G3507 analog and most cost-optimized general purpose MSPM0 MCU family. Exposes all device pins and functionality; includes some built-in circuitry, out-of-box software demos, and on-board XDS110 debug probe for programming/debugging/ EnergyTrace.

> The LP ecosystem includes dozens of BoosterPack stackable plug-in modules to extend functionality.

#### **Embedded Software**

MSPM0 Software Development Kit (SDK)

MSP Software Diagnostics Library

Contains software drivers, middleware libraries, documentation, tools, and code examples that create a familiar and easy user experience for all MSPM0 devices.

Collection of functional safety software to assist customers to meet their functional safety requirements.

#### **Software Development Tools**

TI Developer Zone

Start your evaluation and development on a web browser without any installation.

Cloud tools also have a downloadable, offline version.

TI Resource Explorer

SysConfig

Online portal to TI SDKs. Accessible in CCS IDE or in TI Cloud Tools.

Intuitive GUI to configure device and peripherals, resolve system conflicts.

generate configuration code, and automate pin mux settings. Accessible in CCS

IDE ,in TI Cloud Tools or a standalone version. (offline version)

MSP Academy

Great starting point for all developers to learn about the MSPM0 MCU Platform with

training modules that span a wide range of topics. Part of TIRex.

**GUI Composer** 

GUIs that simplify evaluation of certain MSPM0 features, such as configuring and monitoring a fully integrated analog signal chain without any code needed.

#### **IDE & compiler** toolchains

Code Composer Studio™ (CCS)

Code Composer Studio is an integrated development environment (IDE) for TI's microcontrollers and processors. It comprises a suite of tools used to develop and debug embedded applications. CCS is completely free to use and is available on Eclipse and Theia frameworks.

IAR Embedded Workbench® IDE IAR Embedded Workbench for Arm delivers a complete development toolchain for building and debugging embedded applications for MSPM0. The included IAR C/C++ Compiler generates highly optimized code for your application, and the C-SPY Debugger is a fully integrated debugger for source and disassembly level debugging with support for complex code and data breakpoint.

Keil® MDK IDE

Arm Keil MDK is a complete debugger and C/C++ compiler toolchain for building and debugging embedded applications for MSPM0. Keil MDK includes a fully integrated debugger for source and disassembly level debugging. MDK provides full CMSIS compliance.

TI Arm-Clang

TI Arm Clang is included in the Code Composer Studio IDE.

**GNU Arm Embedded** 

Toolchain

The MSPM0 SDK supports development using the open-source Arm GNU Toolchain. Arm GCC is supported by Code Composer Studio IDE (CCS).



### **10.4 Documentation Support**

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on Notifications to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

The following documents describe the MSPM0 MCUs. Copies of these documents are available on the Internet at www.ti.com.

#### Technical Reference Manual

MSPM0 G-Series Technical Reference Manual

This manual describes the modules and peripherals of the MSPM0G family of 80MHz Microcontrollers devices. Each description presents the module or peripheral in a general sense. Not all features and functions of all modules or peripherals are present on all devices. In addition, modules or peripherals can differ in their exact implementation on different devices. Pin functions, internal signal connections, and operational parameters differ from device to device. See the device-specific data sheet for these details.

## 10.5 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the guick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 10.6 Trademarks

LaunchPad<sup>™</sup>, Code Composer Studio<sup>™</sup>, and TI E2E<sup>™</sup> are trademarks of Texas Instruments.

Arm® and Cortex® are registered trademarks of Arm Limited.

All trademarks are the property of their respective owners.

#### 10.7 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## 10.8 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

#### 11 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

# Changes from October 1, 2023 to October 3, 2025 (from Revision B (October 2023) to Revision C (October 2025)) Added WWDT acronym to the windowed watch dog timer feature description......1 Changed communications feature section formatting for clarity......1



•	Added package pitch information	
•	Removed wildcard from part number	
•	Updated comparison table values	6
•	Added "R" to OPNs to designate distribution format	6
•	Moved Digital Features by IO Type table to beginning of Pin Attributes section	11
•	Added pin type information to the beginning of the Signal Description section	14
•	Added footnote to absolute maximum ratings section for diode current injection limitation on PA21 GPIO	O.E.
	pin  Added I_VDD/I_VSS missing footnote to absolute maximum ratings for lower current at VDD=1.62V	25
•	Updated LFOSC start-up time specification from 1.7ms to 1ms	
	Updated Digital IO VOL specification for HSIO to correctly reference temperature condition to match with	
•	other IO types for this spec	
•	Updated Digital IO Electrical specifications and Switching specifications sections with added footnote for	20
	series current limiting resistor when using HDIO in DRV=1 drive strength setting	25
•	Added Digital IO switching specifications line item for port output frequency for HDIO operation with DRV	
	drive strength setting	
•	Added condition for comparator electrical specifications section on I_comp specification HCYCLE register	
	setting	
•	Updated power-on reset voltage level specifications	
•	Updated BOR COLD specification section	
•	Changed the VBOR0- falling from 1.56 to 1.55	29
•	Added SLEEP0 wakeup time	31
•	Changed "fSYSOSC additional undershoot accuracy during tsettle" min from -11 to -16	32
•	Changed SYSPLLCLK0/1from 1MHz to 2.5MHz	
•	Changed SYSPLL RMS cycle-to-cycle jitter from 24ps to 60ps	
•	Changed the SYSPLL typical start up time from 14us to 7us, and the maximum start up time from 24us to	
	18us	
•	Changed VDD ≥ 2.7V, DRV = 1, CL= 20pF specification from 40MHz to 32MHz	
•	32Changed VDD ≥ 2.7V, DRV = 1, CL= 20pF specification from 40MHz to 32MHz	
•	Changed I_VBST from 0.7uA to 0.8uA	
•	Added "f_in = 10KHz" test condition	
•	Changed V_SupplyMon max from 1% to 1.5%	
•	Changed offset error from +/-2mV to +/-3.5mV	
•	Changed gain error from +/-3LSB to +/-4LSB	
•	Added COMP + VREF current consumption in low power mode	
•	Changed COMP low power mode current consumption from 0.84uA to 0.85uA	
	Changed COMP IDD from 102uA to 120uA	
	Split parameter section of comparator current consumption section	
	Changed COMP+VREF low power mode IDD spec from 2.5uA to 3.5uA	
	Added DAC code test condition	
	Changed DAC IDD from 300uA to 400uA	
•	Added V_o = 0.3V to VDD-0.3V test condition	
•	Removed +/- from output load current and only made it +4mA	44
•	Changed non- inverting gain error (Gain=32) from (-2.6% to +2.6%) to (-3.2% to +2%)	
•	Changed inverting gain error (Gain=-31) from (-2.7% to +2.7%) to (-3.3% to +2.1%)	
•	Updated table with accurate details	
•	Changed the temperature sensor calibration condition from 1.4V to 3.3V with the correct register	
	configuration setting	
•	Updated the description of the timer features	<mark>69</mark>
•	Updated the Device Analog Connection figure	
•	Updated the Superset Input/Output Diagram figure	
•	Updated the description of the device nomenclature	77



# 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PM0064A






# PACKAGE OUTLINE

# LQFP - 1.6 mm max height

PLASTIC QUAD FLATPACK



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- All linear dimensions are in millimeters. Any dimensions in parenties are for reference only. Dimensioning and 100 per ASME Y14.5M.
   This drawing is subject to change without notice.
   This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
   Reference JEDEC registration MS-026.




# **EXAMPLE BOARD LAYOUT**

# PM0064A

# LQFP - 1.6 mm max height

PLASTIC QUAD FLATPACK



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.
6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
7. For more information, see Texas Instruments literature number SLMA004 (www.ti.com/lit/slma004).




# **EXAMPLE STENCIL DESIGN**

# PM0064A

LQFP - 1.6 mm max height

PLASTIC QUAD FLATPACK



<sup>8.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

<sup>9.</sup> Board assembly site may have different recommendations for stencil design.




PT0048A



# **PACKAGE OUTLINE**

# LQFP - 1.6 mm max height

LOW PROFILE QUAD FLATPACK



#### NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing All linear differsions are in millimeters. Any differsions in parenthesis are for reference only per ASME Y14.5M.
   This drawing is subject to change without notice.
   Reference JEDEC registration MS-026.
   This may also be a thermally enhanced plastic package with leads conected to the die pads.



# **EXAMPLE BOARD LAYOUT**

# PT0048A

LQFP - 1.6 mm max height



- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




# **EXAMPLE STENCIL DESIGN**

# PT0048A

LQFP - 1.6 mm max height

LOW PROFILE QUAD FLATPACK



<sup>7.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

<sup>8.</sup> Board assembly site may have different recommendations for stencil design.




# **RGZ0048B**



## **PACKAGE OUTLINE**

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



#### NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
   This drawing is subject to change without notice.
   The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.






## **EXAMPLE BOARD LAYOUT**

## **RGZ0048B**

#### VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- number SLDAZ71 (www.u.commusuaz71).

  5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.






## **EXAMPLE STENCIL DESIGN**

**RGZ0048B** 

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.






# **RHB0032E**



# **PACKAGE OUTLINE**

## VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




## **EXAMPLE BOARD LAYOUT**

# **RHB0032E**

# VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




# **EXAMPLE STENCIL DESIGN**

# **RHB0032E**

# VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.


**DGS0028A** 



# **PACKAGE OUTLINE**

# VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



#### NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. No JEDEC registration as of September 2020.
- 5. Features may differ or may not be present.




### **EXAMPLE BOARD LAYOUT**

# **DGS0028A**

## VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.
- 10. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.




# **EXAMPLE STENCIL DESIGN**

# **DGS0028A**

VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.

www.ti.com

7-Oct-2025

# **PACKAGING INFORMATION**

Orderable part number	Status	Material type (2)	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
MSPM0G3505SDGS28R	Active	Production	VSSOP (DGS)   28	5000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	G3505S
MSPM0G3505SDGS28R.A	Active	Production	VSSOP (DGS)   28	5000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	G3505S
MSPM0G3505SDGS28R.B	Active	Production	VSSOP (DGS)   28	5000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	G3505S
MSPM0G3505SPMR	Active	Production	LQFP (PM)   64	1000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	M0G3505S
MSPM0G3505SPMR.A	Active	Production	LQFP (PM)   64	1000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	M0G3505S
MSPM0G3505SPMR.B	Active	Production	LQFP (PM)   64	1000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	M0G3505S
MSPM0G3505SPTR	Active	Production	LQFP (PT)   48	1000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	M0G3505S
MSPM0G3505SPTR.A	Active	Production	LQFP (PT)   48	1000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	M0G3505S
MSPM0G3505SPTR.B	Active	Production	LQFP (PT)   48	1000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	M0G3505S
MSPM0G3505SRGZR	Active	Production	VQFN (RGZ)   48	4000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	MSPM0 G3505S
MSPM0G3505SRGZR.A	Active	Production	VQFN (RGZ)   48	4000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	MSPM0 G3505S
MSPM0G3505SRGZR.B	Active	Production	VQFN (RGZ)   48	4000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	MSPM0 G3505S
MSPM0G3505SRHBR	Active	Production	VQFN (RHB)   32	3000   LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	MSPM0 G3505S
MSPM0G3505SRHBR.A	Active	Production	VQFN (RHB)   32	3000   LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	MSPM0 G3505S
MSPM0G3505SRHBR.B	Active	Production	VQFN (RHB)   32	3000   LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	MSPM0 G3505S
MSPM0G3506SDGS28R	Active	Production	VSSOP (DGS)   28	5000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	G3506S
MSPM0G3506SDGS28R.A	Active	Production	VSSOP (DGS)   28	5000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	G3506S
MSPM0G3506SDGS28R.B	Active	Production	VSSOP (DGS)   28	5000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	G3506S
MSPM0G3506SPMR	Active	Production	LQFP (PM)   64	1000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	M0G3506S
MSPM0G3506SPMR.A	Active	Production	LQFP (PM)   64	1000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	M0G3506S
MSPM0G3506SPMR.B	Active	Production	LQFP (PM)   64	1000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	M0G3506S
MSPM0G3506SPTR	Active	Production	LQFP (PT)   48	1000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	M0G3506S
MSPM0G3506SPTR.A	Active	Production	LQFP (PT)   48	1000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	M0G3506S
MSPM0G3506SPTR.B	Active	Production	LQFP (PT)   48	1000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	M0G3506S





www.ti.com

7-Oct-2025

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
MSPM0G3506SRGZR	Active	Production	VQFN (RGZ)   48	4000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	MSPM0 G3506S
MSPM0G3506SRGZR.A	Active	Production	VQFN (RGZ)   48	4000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	MSPM0 G3506S
MSPM0G3506SRGZR.B	Active	Production	VQFN (RGZ)   48	4000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	MSPM0 G3506S
MSPM0G3506SRHBR	Active	Production	VQFN (RHB)   32	3000   LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	MSPM0 G3506S
MSPM0G3506SRHBR.A	Active	Production	VQFN (RHB)   32	3000   LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	MSPM0 G3506S
MSPM0G3506SRHBR.B	Active	Production	VQFN (RHB)   32	3000   LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	MSPM0 G3506S
MSPM0G3507SDGS28R	Active	Production	VSSOP (DGS)   28	5000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	G3507S
MSPM0G3507SDGS28R.A	Active	Production	VSSOP (DGS)   28	5000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	G3507S
MSPM0G3507SDGS28R.B	Active	Production	VSSOP (DGS)   28	5000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	G3507S
MSPM0G3507SPMR	Active	Production	LQFP (PM)   64	1000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	M0G3507S
MSPM0G3507SPMR.A	Active	Production	LQFP (PM)   64	1000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	M0G3507S
MSPM0G3507SPMR.B	Active	Production	LQFP (PM)   64	1000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	M0G3507S
MSPM0G3507SPTR	Active	Production	LQFP (PT)   48	1000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	M0G3507S
MSPM0G3507SPTR.A	Active	Production	LQFP (PT)   48	1000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	M0G3507S
MSPM0G3507SPTR.B	Active	Production	LQFP (PT)   48	1000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	M0G3507S
MSPM0G3507SRGZR	Active	Production	VQFN (RGZ)   48	4000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	MSPM0 G3507S
MSPM0G3507SRGZR.A	Active	Production	VQFN (RGZ)   48	4000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	MSPM0 G3507S
MSPM0G3507SRGZR.B	Active	Production	VQFN (RGZ)   48	4000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	MSPM0 G3507S
MSPM0G3507SRHBR	Active	Production	VQFN (RHB)   32	3000   LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	MSPM0 G3507S
MSPM0G3507SRHBR.A	Active	Production	VQFN (RHB)   32	3000   LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	MSPM0 G3507S
MSPM0G3507SRHBR.B	Active	Production	VQFN (RHB)   32	3000   LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	MSPM0 G3507S

# PACKAGE OPTION ADDENDUM

www.ti.com 7-Oct-2025

- (1) Status: For more details on status, see our product life cycle.
- (2) Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.
- (3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.
- (4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.
- (5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.
- (6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF MSPM0G3505. MSPM0G3506. MSPM0G3507:

Automotive: MSPM0G3505-Q1, MSPM0G3506-Q1, MSPM0G3507-Q1

NOTE: Qualified Version Definitions:

Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects



www.ti.com 25-Sep-2024

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
MSPM0G3505SDGS28R	VSSOP	DGS	28	5000	330.0	16.4	5.5	7.4	1.45	8.0	16.0	Q1
MSPM0G3505SPMR	LQFP	PM	64	1000	330.0	24.4	13.0	13.0	2.1	16.0	24.0	Q2
MSPM0G3505SPTR	LQFP	PT	48	1000	330.0	16.4	9.6	9.6	1.9	12.0	16.0	Q2
MSPM0G3505SRGZR	VQFN	RGZ	48	4000	330.0	16.4	7.3	7.3	1.1	12.0	16.0	Q2
MSPM0G3505SRHBR	VQFN	RHB	32	3000	330.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2
MSPM0G3506SDGS28R	VSSOP	DGS	28	5000	330.0	16.4	5.5	7.4	1.45	8.0	16.0	Q1
MSPM0G3506SPMR	LQFP	PM	64	1000	330.0	24.4	13.0	13.0	2.1	16.0	24.0	Q2
MSPM0G3506SPTR	LQFP	PT	48	1000	330.0	16.4	9.6	9.6	1.9	12.0	16.0	Q2
MSPM0G3506SRGZR	VQFN	RGZ	48	4000	330.0	16.4	7.3	7.3	1.1	12.0	16.0	Q2
MSPM0G3506SRHBR	VQFN	RHB	32	3000	330.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2
MSPM0G3507SDGS28R	VSSOP	DGS	28	5000	330.0	16.4	5.5	7.4	1.45	8.0	16.0	Q1
MSPM0G3507SPMR	LQFP	PM	64	1000	330.0	24.4	13.0	13.0	2.1	16.0	24.0	Q2
MSPM0G3507SPTR	LQFP	PT	48	1000	330.0	16.4	9.6	9.6	1.9	12.0	16.0	Q2
MSPM0G3507SRGZR	VQFN	RGZ	48	4000	330.0	16.4	7.3	7.3	1.1	12.0	16.0	Q2
MSPM0G3507SRHBR	VQFN	RHB	32	3000	330.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2



www.ti.com 25-Sep-2024



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
MSPM0G3505SDGS28R	VSSOP	DGS	28	5000	353.0	353.0	32.0
MSPM0G3505SPMR	LQFP	PM	64	1000	336.6	336.6	41.3
MSPM0G3505SPTR	LQFP	PT	48	1000	336.6	336.6	31.8
MSPM0G3505SRGZR	VQFN	RGZ	48	4000	367.0	367.0	35.0
MSPM0G3505SRHBR	VQFN	RHB	32	3000	367.0	367.0	35.0
MSPM0G3506SDGS28R	VSSOP	DGS	28	5000	353.0	353.0	32.0
MSPM0G3506SPMR	LQFP	PM	64	1000	336.6	336.6	41.3
MSPM0G3506SPTR	LQFP	PT	48	1000	336.6	336.6	31.8
MSPM0G3506SRGZR	VQFN	RGZ	48	4000	367.0	367.0	35.0
MSPM0G3506SRHBR	VQFN	RHB	32	3000	367.0	367.0	35.0
MSPM0G3507SDGS28R	VSSOP	DGS	28	5000	353.0	353.0	32.0
MSPM0G3507SPMR	LQFP	PM	64	1000	336.6	336.6	41.3
MSPM0G3507SPTR	LQFP	PT	48	1000	336.6	336.6	31.8
MSPM0G3507SRGZR	VQFN	RGZ	48	4000	367.0	367.0	35.0
MSPM0G3507SRHBR	VQFN	RHB	32	3000	367.0	367.0	35.0

7 x 7, 0.5 mm pitch

PLASTIC QUADFLAT PACK- NO LEAD




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4224671/A








#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.


  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.





- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.






NOTES: (continued)

Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.





LOW PROFILE QUAD FLATPACK




## NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
   This drawing is subject to change without notice.
   Reference JEDEC registration MS-026.
   This may also be a thermally enhanced plastic package with leads conected to the die pads.




LOW PROFILE QUAD FLATPACK



- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



LOW PROFILE QUAD FLATPACK




- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.





SMALL OUTLINE PACKAGE



#### NOTES:

PowerPAD is a trademark of Texas Instruments.


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. No JEDEC registration as of September 2020.
- 5. Features may differ or may not be present.




SMALL OUTLINE PACKAGE



- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.
- 10. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.



SMALL OUTLINE PACKAGE



- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.



5 x 5, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4224745/A







#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.





- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.






NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.





PLASTIC QUAD FLATPACK




#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. Reference JEDEC registration MS-026.




PLASTIC QUAD FLATPACK



- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
  7. For more information, see Texas Instruments literature number SLMA004 (www.ti.com/lit/slma004).



PLASTIC QUAD FLATPACK



- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025