








LP8769-Q1 SNVSCH4 - DECEMBER 2022

LP8769-Q1 High Frequency Quad Step-Down DC-DC

1 Features

- AEC-Q100 Qualified with the following results:
 - Input voltage: 2.8 V to 5.5 V
 - Device temperature grade 1: –40°C to +125°C ambient operating temperature range
 - Device HBM ESD classification Level 2
 - Device CDM ESD classification Level C4B
- Functional Safety-Compliant
 - Developed for functional safety applications
 - Documentation available to aid ISO 26262 system design up to ASIL-D
 - Documentation available to aid IEC 61508 system design up to SIL-3
 - Systematic capability up to ASIL-D
 - Hardware integrity up to ASIL-D
 - Windowed voltage and over-current monitors
 - Watchdog with selectable trigger / Q&A mode
 - Level or PWM error signal monitoring (ESM)
 - Thermal monitoring with high temperature warning and thermal shutdown
 - Bit-integrity (CRC) error detection on configuration registers and non-volatile memory
- 4 high-efficiency step-down DC/DC converters:
 - Output voltage: 0.3 V to 3.34 V (0.3 V to 1.9 V for multi-phase outputs)
 - Maximum output current: 5 A per phase, up to 20 A with 4-phase configuration
 - Programmable output voltage slew-rate: 0.5 mV/µs to 33 mV/µs
 - Switching frequency: 2.2 MHz or 4.4 MHz
- 10 configurable general purpose I/O (GPIO)
- SPMI interface for multi-PMIC synchronization
- Input overvoltage monitor (OVP) and undervoltage lockout (UVLO)



Simplified Schematic

2 Applications

- Advanced driver assistance systems (ADAS)
- Front camera
- Surround view system ECU
- Long range radar
- Sensor fusion
- Domain controller

3 Description


The LP8769x-Q1 device is designed to meet the power management requirements of the latest processors and platforms in various safety-relevant automotive and industrial applications. The device has four step-down DC/DC converter cores, that are configurable for five different phase configurations from one 4-phase output to four 1-phase outputs. The device settings can be changed by I²C-compatible serial interface or by a SPI serial interface.

The automatic PFM/PWM (AUTO mode) operation together with the automatic phase adding and phase shedding maximizes efficiency over a wide outputcurrent range. The LP8769x-Q1 device supports remote differential voltage sensing for multiphase outputs to compensate IR drop between the regulator output and the point-of-load (POL) that improves the accuracy of the output voltage. The switching clock can be forced to PWM mode and the phases are interleaved. The switching can be synchronized to an external clock and spread-spectrum mode can be enabled to minimize the disturbances.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
LP8769-Q1	VQFN-HR (32)	5.50 mm × 5.00 mm

For all available packages, see the orderable addendum at the end of the data sheet.



Efficiency vs Output Current (1-phase)



Table of Contents

6 Device and Documentation Support8	7 Mechanical, Packaging, and Orderable Information 8
	6.5 Glossary8
4 Revision History2	
3 Description1	
2 Applications1	6.2 Support Resources8
1 Features1	6.1 Receiving Notification of Documentation Updates8

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
December 2022	*	Initial release

5 Pin Configuration and Functions




Figure 5-1. RQK Package 32-Pin VQFN-HR Top View



Table 5-1. Pin Functions

PIN				Table 3-1. First unctions					
NO.	NAME	I/O	//O TYPE DESCRIPTION						
		I/O	Digital	Primary function: General Purpose Input/Output signal. When configured as an output pin, it can be included as part of the power sequencer output signal to enable an external regulator.	Input: Ground, Output: Floating				
		0	Digital	Alternative programmable function: EN_DRV - Enable Drive output pin to indicate the device entering safe state (set low when ENABLE_DRV bit is '0').	Floating				
1	GPIO1	0	Digital	Alternative programmable function: nRSTOUT_SOC - System reset or power on reset output (low = reset).	Floating				
		0	Digital	Alternative programmable function: PGOOD - Programmable Power Good indication pin.	Floating				
		I	Digital	Alternative programmable function: nSLEEP1 or nSLEEP2, which are the sleep request signals for the device to go to lower power states (Active Low).	Ground				
		1	Digital	Alternative programmable function: WKUP1 or WKUP2, which are the wake-up request signals for the device to go to higher power states.	Ground				
		I/O	Digital	Primary function: General Purpose Input/Output signal. When configured as an output pin, it can be included as part of the power sequencer output signal to enable an external regulator.	Input: Ground, Output: Floating				
		Ι	Digital	Alternative programmable function: SCL_I2C2 - Serial interface clock input for I2C access.	Ground				
2	GPIO2	I	Digital	Alternative programmable function: CS_SPI - Serial interface Chip Select signal for SPI access.	Ground				
		-	Digital	Alternative programmable function: TRIG_WDOG - Trigger signal for trigger mode watchdog.	Ground				
		ı	Digital	Alternative programmable function: nSLEEP1 or nSLEEP2, which are the sleep request signals for the device to go to lower power states (Active Low).	Ground				
		Ι	Digital	Alternative programmable function: WKUP1 or WKUP2, which are the wake-up request signals for the device to go to higher power states.	Ground				
		Primary function: General Purpose Input/Output signal. When configured as an output pin, it can be included as part of the power sequencer output signal to enable an external regulator.		Input: Ground, Output: Floating					
		I/O	Digital	Alternative programmable function: SDA_I2C2 - Serial interface data input and output for I2C access.	Ground				
3	GPIO3	0	Digital	Alternative programmable function: SDO_SPI - Serial interface data output signal for SPI access.	Floating				
		Ι	Digital	Alternative programmable function: nSLEEP1 or nSLEEP2, which are the sleep request signals for the device to go to lower power states (Active Low).	Ground				
		-	Digital	Alternative programmable function: WKUP1 or WKUP2, which are the wake-up request signals for the device to go to higher power states.	Ground				
,	SCL I2C1/	I	Digital	If SPI is not used: SCL_I2C1 - Serial interface clock input for I2C access.	Ground				
4	SCK_SPI	I	Digital	If SPI is used: SCK_SPI - Serial interface clock input for SPI access.	Ground				
5	SDA_I2C1/	I/O	If SPI is not used: SDA 12C1 - Serial interface data input and output for I2C						
	SDI_SPI	I	Digital	If SPI is used: SDI_SPI - Serial interface data input signal for SPI access.	Ground				
6	FB_B2	1	Analog	Output voltage feedback (positive) for BUCK2. Alternatively ground feedback for BUCK1 in multiphase configuration.	Ground				
7	FB_B1	_	Analog	Output voltage feedback (positive) for BUCK1.	Ground				



Table 5-1. Pin Functions (continued)

	PIN			Table 5-1. Pin Functions (continued)	CONNECTION IF	
NO.	NAME	I/O	TYPE	DESCRIPTION	NOT USED	
		I/O	Digital	Primary function: General Purpose Input/Output signal. When configured as an output pin, it can be included as part of the power sequencer output signal to enable an external regulator.	Input: Ground, Output: Floating	
		ı	Digital	Alternative programmable function: ENABLE - External power-on control.	Ground	
0	CDIO4	I	Digital	Alternative programmable function: TRIG_WDOG - Trigger signal for trigger mode watchdog.	Ground	
8	GPIO4	_	Analog	Alternative programmable function: BUCK1_VMON - Voltage monitoring input for BUCK1 regulator.	Ground	
		ı	Digital	Alternative programmable function: nSLEEP1 or nSLEEP2, which are the sleep request signals for the device to go to lower power states (Active Low).	Ground	
		ı	Digital	Alternative programmable function: WKUP1 or WKUP2, which are the wake-up request signals for the device to go to higher power states.	Ground	
9	nINT	0	Digital	Open-drain interrupt output, active LOW.	Floating	
		I/O	Digital	Primary function: General Purpose Input/Output signal. When configured as an output pin, it can be included as part of the power sequencer output signal to enable an external regulator.	Input: Ground, Output: Floating	
		I	Digital	Alternative programmable function: SYNCCLKIN - External switching clock input for Buck regulators.	Ground	
10	GPIO5	0	Digital	Alternative programmable function: SYNCCLKOUT - Switching clock output for external regulators.	Floating	
		0	Digital	Alternative programmable function: nRSTOUT_SOC - System reset or power on reset output (low = reset).	Floating	
				Alternative programmable function: nSLEEP1 or nSLEEP2, which are the sleep request signals for the device to go to lower power states (Active Low).	Ground	
		I	Digital	Alternative programmable function: WKUP1 or WKUP2, which are the wake-up request signals for the device to go to higher power states.	Ground	
11	SW_B1	_	Analog	BUCK1 switch node.	Floating	
12	PVIN_B1	_	Power	Power input for BUCK1. The separate power pins PVIN_Bx are not connected together internally – PVIN_Bx and VCCA pins must be connected together in the application and be locally bypassed.	System supply	
13	PGND	_	Ground	Power ground for Buck regulators.	Ground	
14	PVIN_B2	_	Power	Power input for BUCK2. The separate power pins PVIN_Bx are not connected together internally – PVIN_Bx and VCCA pins must be connected together in the application and be locally bypassed.	System supply	
15	SW_B2	_	Analog	BUCK2 switch node.	Floating	
		I/O	Digital	Primary function: General Purpose Input/Output signal. When configured as an output pin, it can be included as part of the power sequencer output signal to enable an external regulator.	Input: Ground, Output: Floating	
		I	Digital	Alternative programmable function: nERR_MCU - System error count down input signal from the MCU.	Floating	
16	GPIO6	0	Digital	Alternative programmable function: SYNCCLKOUT - Switching clock output for external regulators.	Floating	
		O Digital Alternative programmable function: PGOOD - Programmable Power Good indication pin.		Floating		
		I	Digital	Alternative programmable function: nSLEEP1 or nSLEEP2, which are the sleep request signals for the device to go to lower power states (Active Low).	Ground	
		I	Digital	Alternative programmable function: WKUP1 or WKUP2, which are the wake-up request signals for the device to go to higher power states.	Ground	



Table 5-1. Pin Functions (continued)

	PIN	1/0	TVDE	(DE DECORPOSION				
NO.	NAME	I/O	TYPE	DESCRIPTION	NOT USED			
		I/O	Digital	Primary function: General Purpose Input/Output signal. When configured as an output pin, it can be included as part of the power sequencer output signal to enable an external regulator.	Input: Ground, Output: Floating			
		I	Digital	Alternative programmable function: nERR_MCU - System error count down input signal from the MCU.	Floating			
17	GPIO7	0	Analog	Alternative programmable function: REFOUT - Buffered bandgap output.	Floating			
17	GPIO/	ı	Analog	Alternative programmable function: VMON1 - External voltage monitoring input.	Ground			
		I	Digital	Alternative programmable function: nSLEEP1 or nSLEEP2, which are the sleep request signals for the device to go to lower power states (Active Low).	Ground			
		I	Digital	Alternative programmable function: WKUP1 or WKUP2, which are the wake-up request signals for the device to go to higher power states.	Ground			
18	VCCA	_	Power	Supply voltage for internal LDO. VCCA and PVIN_Bx pins must be connected together in the application and be locally bypassed.	System supply			
19	AGND1	_	Ground	Ground	Ground			
20	VOUT_LDO	_	Power	LDO regulator filter node. LDO is used for internal purposes.	_			
21	AGND2	_	Ground	Ground	Ground			
22	FB_B4	_	Analog	Output voltage feedback (positive) for BUCK4. Alternatively ground feedback for BUCK3 in dualphase configuration.	Ground			
23	FB_B3	_	Analog	Output voltage feedback (positive) for BUCK3.	Ground			
24	VIO	_	Power	Supply voltage for selected digital outputs.	Ground			
		I/O	Digital	Primary function: General Purpose Input/Output signal. When configured as an output pin, it can be included as part of the power sequencer output signal to enable an external regulator.	Input: Ground, Output: Floating			
		I/O	Digital	Alternative programmable function: SCLK_SPMI - Multi-PMIC SPMI serial interface clock signal. This pin is an output pin for the master SPMI device, and an input pin for the slave SPMI device.	Ground			
25	GPIO8	ı	Analog	Alternative programmable function: VMON2 - External voltage monitoring input.	Ground			
		1	Digital	Alternative programmable function: nSLEEP1 or nSLEEP2, which are the sleep request signals for the device to go to lower power states (Active Low).	Ground			
		1	Digital	Alternative programmable function: WKUP1 or WKUP2, which are the wake- up request signals for the device to go to higher power states.	Ground			
		I/O	Digital	Primary function: General Purpose Input/Output signal. When configured as an output pin, it can be included as part of the power sequencer output signal to enable an external regulator.	Input: Ground, Output: Floating			
		I/O	Digital	Alternative programmable function: SDATA_SPMI - Multi-PMIC SPMI serial interface bidirectional data signal	Floating			
26	GPIO9	0	Digital	Alternative programmable function: PGOOD - Programmable Power Good indication pin.	Floating			
		ı	Digital	Alternative programmable function: SYNCCLKIN - External switching clock input for Buck regulators.	Ground			
			Digital	Alternative programmable function: nSLEEP1 or nSLEEP2, which are the sleep request signals for the device to go to lower power states (Active Low).	Ground			
		I	Digital	Alternative programmable function: WKUP1 or WKUP2, which are the wake-up request signals for the device to go to higher power states.	Ground			
27	SW_B3	_	Analog	BUCK3 switch node.	Floating			
28	PVIN_B3	_	Power	Power input for BUCK3. The separate power pins PVIN_Bx are not connected together internally – PVIN_Bx and VCCA pins must be connected together in the application and be locally bypassed.	System supply			



Table 5-1. Pin Functions (continued)

	PIN	I/O	TYPE	DESCRIPTION	CONNECTION IF
NO.	NAME	1/0	IIPE	DESCRIPTION	NOT USED
30	PVIN_B4	_	Power	Power input for BUCK4. The separate power pins PVIN_Bx are not connected together internally – PVIN_Bx and VCCA pins must be connected together in the application and be locally bypassed.	System supply
31	SW_B4	_	Analog	BUCK4 switch node.	Floating
		I/O	Digital	Primary function: General Purpose Input/Output signal. When configured as an output pin, it can be included as part of the power sequencer output signal to enable an external regulator.	Input: Ground, Output: Floating
	O O O I		Digital	Alternative programmable function: nRSTOUT - System reset or power on reset output (low = reset).	Floating
32			Digital	Alternative programmable function: nRSTOUT_SOC - System reset or power on reset output (low = reset).	Floating
			Digital	Alternative programmable function: nSLEEP1 or nSLEEP2, which are the sleep request signals for the device to go to lower power states (Active Low).	Ground
		I	Digital	Alternative programmable function: WKUP1 or WKUP2, which are the wake-up request signals for the device to go to higher power states.	Ground



6 Device and Documentation Support

6.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

6.2 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

6.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

6.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

6.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

7 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

www.ti.com 14-Oct-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
	. , ,	. , ,			. , ,	(4)	(5)		. ,
LP876924C3RQKRQ1	Active	Production	VQFN-HR (RQK) 32	3000 LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	LP8769 24C3-Q1
LP876924C3RQKRQ1.A	Active	Production	VQFN-HR (RQK) 32	3000 LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	LP8769 24C3-Q1
LP876940C0RQKRQ1	Active	Production	VQFN-HR (RQK) 32	3000 LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	LP8769 40C0-Q1
LP876940C0RQKRQ1.A	Active	Production	VQFN-HR (RQK) 32	3000 LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	LP8769 40C0-Q1
LP876945C6RQKRQ1	Active	Production	VQFN-HR (RQK) 32	3000 LARGE T&R	Yes	NIPDAU SN	Level-2-260C-1 YEAR	-40 to 125	LP8769 45C6-Q1

⁽¹⁾ Status: For more details on status, see our product life cycle.

- (3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.
- (4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.
- (5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.
- (6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

PACKAGE OPTION ADDENDUM

www.ti.com 14-Oct-2025


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 11-Oct-2025

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LP876924C3RQKRQ1	VQFN- HR	RQK	32	3000	330.0	12.4	5.25	5.75	1.05	8.0	12.0	Q1
LP876940C0RQKRQ1	VQFN- HR	RQK	32	3000	330.0	12.4	5.25	5.75	1.05	8.0	12.0	Q1
LP876945C6RQKRQ1	VQFN- HR	RQK	32	3000	330.0	12.4	5.25	5.75	1.05	8.0	12.0	Q1




www.ti.com 11-Oct-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LP876924C3RQKRQ1	VQFN-HR	RQK	32	3000	367.0	367.0	38.0
LP876940C0RQKRQ1	VQFN-HR	RQK	32	3000	367.0	367.0	38.0
LP876945C6RQKRQ1	VQFN-HR	RQK	32	3000	367.0	367.0	38.0

PLASTIC QUAD FLATPACK-NO LEAD




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.



PLASTIC QUAD FLATPACK-NO LEAD




NOTES: (continued)

- 3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 4. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PLASTIC QUAD FLATPACK-NO LEAD



NOTES: (continued)

 Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated