

LMP7704-SP Radiation Hardness Assured (RHA), Precision, Low Input Bias, RRIO, Wide Supply Range Amplifier

1 Features

- QML Class V (QMLV), RHA, SMD [5962-19206](#)
- Radiation performance
 - RHA up to TID = 100krad(Si)
 - ELDRS-free up to TID = 100krad(Si)
 - SEL resilient to LET = 85MeV·cm²/mg
 - SEE characterized to LET = 85MeV·cm²/mg
- Ultra-low input bias current: ±500fA
- Input offset voltage: ±60μV
- Unity-gain bandwidth: 2.5MHz
- Supply voltage range: 2.7V to 12V
- Rail-to-rail input and output
- Military temperature range: –55°C to +125°C
- Available in 14-lead CFP with industry-standard quad amp pinout

2 Applications

- Satellite health monitoring and telemetry
- Scientific exploration payload
- Altitude and orbit control system (AOCS)
- [Satellite electrical power system \(EPS\)](#)
- [Communications payload](#)
- [Radar imaging payload](#)

3 Description


The LMP7704-SP is a precision amplifier with low input bias, low offset voltage, 2.5MHz gain bandwidth product, and a wide supply voltage. The device is radiation hardened and operates in the military temperature range of –55°C to +125°C.

The high dc precision of this amplifier, specifically the low offset voltage of ±60μV and ultra-low input bias of ±500fA, makes this device an excellent choice for interfacing with precision sensors with high output impedances. This amplifier can be configured for transducer, bridge, strain gauge, and transimpedance amplification.

Device Information

PART NUMBER	PACKAGE ⁽¹⁾	BODY SIZE ⁽²⁾
5962R1920601VXC, Flight Model (QMLV), RHA to 100-krad	CFP (14)	9.73mm × 6.47mm
LMP7704HBH/EM, Engineering Model ⁽³⁾		

- (1) For more information, see [Section 10](#).
- (2) The body size (length × width) is a nominal value and does not include pins.
- (3) These units are intended for engineering evaluation only. These units are processed to a noncompliant flow (that is, no burn-in, and so forth) and are tested to a temperature rating of 25°C only. These units are not suitable for qualification, production, radiation testing, or flight use. Parts are not warranted for performance over the full MIL specified temperature range of –55°C to +125°C or operating life. For more information about engineering models, see the [Texas Instruments Engineering Evaluation Units versus MIL-PRF-38535 QML Class V Processing overview](#).



Typical Application Schematic



Table of Contents

1 Features	1	6.4 Device Functional Modes.....	18
2 Applications	1	7 Application and Implementation	19
3 Description	1	7.1 Application Information.....	19
4 Pin Configuration and Functions	3	7.2 Typical Application.....	21
5 Specifications	4	7.3 Power Supply Recommendations.....	22
5.1 Absolute Maximum Ratings.....	4	7.4 Layout.....	23
5.2 ESD Ratings.....	4	8 Device and Documentation Support	24
5.3 Recommended Operating Conditions.....	4	8.1 Related Documentation.....	24
5.4 Thermal Information.....	4	8.2 Receiving Notification of Documentation Updates....	24
5.5 Electrical Characteristics $V_S = 5\text{ V}$	5	8.3 Support Resources.....	24
5.6 Electrical Characteristics $V_S = 10\text{ V}$	6	8.4 Trademarks.....	24
5.7 Typical Characteristics.....	7	8.5 Electrostatic Discharge Caution.....	24
6 Detailed Description	14	8.6 Glossary.....	24
6.1 Overview.....	14	9 Revision History	24
6.2 Functional Block Diagram.....	14	10 Mechanical, Packaging, and Orderable Information	25
6.3 Feature Description.....	15		

4 Pin Configuration and Functions




Figure 4-1. HBH Package, 14-Pin CFP (Top View)

Table 4-1. Pin Functions

PIN		TYPE	DESCRIPTION
NAME	NO.		
IN A ⁺	3	Input	Noninverting input for amplifier A
IN A ⁻	2	Input	Inverting input for amplifier A
IN B ⁺	5	Input	Noninverting input for amplifier B
IN B ⁻	6	Input	Inverting input for amplifier B
IN C ⁺	10	Input	Noninverting input for amplifier C
IN C ⁻	9	Input	Inverting input for amplifier C
IN D ⁺	12	Input	Noninverting input for amplifier D
IN D ⁻	13	Input	Inverting input for amplifier D
OUT A	1	Output	Output for amplifier A
OUT B	7	Output	Output for amplifier B
OUT C	8	Output	Output for amplifier C
OUT D	14	Output	Output for amplifier D
V ⁺	4	Power	Positive supply
V ⁻	11	Power	Negative supply
PAD	—	—	Backside thermal pad, internally shorted to LID. Thermally connected to the device substrate, but electrically high-impedance to the substrate. Connect the pad to V ⁻ to reduce parasitic capacitance and leakage paths.
LID	—	—	Topside metal lid, internally shorted to PAD.

5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
V _S	Supply voltage, V _S = (V+) – (V–)		13.2	V
	Voltage	Common-mode	(V–) – 0.3	V
		Input differential, per channel ⁽³⁾	–0.3	
	Current		±10	mA
	Output short circuit ⁽²⁾	Continuous	Continuous	
T _A	Operating temperature	–55	150	°C
T _J	Junction temperature		150	°C
T _{stg}	Storage temperature	–65	150	°C

(1) Operation outside the *Absolute Maximum Ratings* may cause permanent device damage. *Absolute Maximum Ratings* do not imply functional operation of the device at these or any other conditions beyond those listed under *Recommended Operating Conditions*. If used outside the *Recommended Operating Conditions* but within the *Absolute Maximum Ratings*, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

(2) Short-circuit to ground, one amplifier per package.

(3) V_{IN A+} – V_{IN A–}, V_{IN B+} – V_{IN B–}, V_{IN C+} – V_{IN C–}, or V_{IN D+} – V_{IN D–}. See also [Section 6.3.3](#).

5.2 ESD Ratings

		VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000
		Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 ⁽²⁾	±1000

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V _S	Supply voltage, V _S = (V+) – (V–)	2.7		12	V
T _A	Specified temperature	–55		125	°C

5.4 Thermal Information

THERMAL METRIC ⁽¹⁾		LMP7704-SP	UNIT
		HBH (CFP)	
		14 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	37.5	°C/W
R _{θJC(top)}	Junction-to-case(top) thermal resistance	20.6	°C/W
R _{θJB}	Junction-to-board thermal resistance	21.3	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	12.9	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	21.0	°C/W
R _{θJC(bot)}	Junction-to-case(bottom) thermal resistance	10.8	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

5.5 Electrical Characteristics $V_S = 5\text{ V}$

at $T_A = +25^\circ\text{C}$, $V_S = (V+) - (V-) = 5\text{ V}$, $V_{CM} = V_{OUT} = V_S / 2$, and $R_L = 10\text{ k}\Omega$ connected to $V_S / 2$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
OFFSET VOLTAGE							
V _{OS}	Input offset voltage			±60	±260		μV
		T _A = −55°C to +125°C			±520		
dV _{OS} /dT	Input offset voltage drift ⁽¹⁾	T _A = −55°C to +125°C		±1	±5		μV/°C
PSRR	Power-supply rejection ratio	2.7 V < V _S < 12 V		86	100		dB
			T _A = −55°C to +125°C	82			
			Flight model post-HDR exposure	82			
INPUT BIAS CURRENT							
I _B	Input bias current			±0.5	±10		pA
		T _A = −55°C to +125°C			±400		
		Flight model post-TID exposure			±400		
I _{OS}	Input offset current			±40			fA
NOISE							
e _n	Input voltage noise density	f = 1 kHz		9			nV/√Hz
i _n	Input current noise density	f = 100 kHz		1			fA/√Hz
INPUT VOLTAGE							
V _{CM}	Common-mode voltage ⁽²⁾	T _A = −55°C to +125°C		(V−) − 0.2	(V+) + 0.2		V
CMRR	Common-mode rejection ratio	(V−) < V _{CM} < (V+)		85	130		dB
			T _A = −55°C to +125°C	81			
			Flight model post-HDR exposure, T _A = −55°C to +125°C	76			
OPEN-LOOP GAIN							
A _{OL}	Open-loop voltage gain	(V−) + 0.3 V < V _{OUT} < (V+) − 0.3 V, R _L = 2 kΩ		100	119		dB
			T _A = −55°C to +125°C	94			
			Flight model post-HDR exposure, T _A = −55°C to +125°C	84			
		(V−) + 0.2 V < V _{OUT} < (V+) − 0.2 V	100	130			
			T _A = −55°C to +125°C	96			
FREQUENCY RESPONSE							
GBW	Gain bandwidth			2.5			MHz
SR	Slew rate	G = 1, 4-V step, 10% to 90% rising		1			V/μs
THD+N	Total harmonic distortion + noise	G = 1, f = 1 kHz		0.02%			
OUTPUT							
V _O	Voltage output swing from rail	Positive rail, R _L = 2 kΩ to V _S / 2		60	120		mV
			T _A = −55°C to +125°C		200		
		Positive rail		40	60		
			T _A = −55°C to +125°C		120		
		Negative rail, R _L = 2 kΩ to V _S / 2		50	120		
			T _A = −55°C to +125°C		190		
Negative rail		30	50				
	T _A = −55°C to +125°C		100				
I _{SC}	Short-circuit current	V _{OUT} = V _S / 2, V _{IN} = ±100 mV		+66 / −76			mA
POWER SUPPLY							
I _Q	Total quiescent current	I _O = 0 A		2.9	3.7		mA
			T _A = −55°C to +125°C		5.1		

(1) Specification set by device characterization, not tested in final production.

(2) Common-mode voltage per channel is described by $0.5 \times (V_{IN A+} + V_{IN A-})$, $0.5 \times (V_{IN B+} + V_{IN B-})$, $0.5 \times (V_{IN C+} + V_{IN C-})$, or $0.5 \times (V_{IN D+} + V_{IN D-})$. Respect per-channel differential voltage limitations. See also [Section 6.3.3](#).

5.6 Electrical Characteristics $V_S = 10\text{ V}$

at $T_A = +25^\circ\text{C}$, $V_S = (V+) - (V-) = 10\text{ V}$, $V_{CM} = V_{OUT} = V_S / 2$, and $R_L = 10\text{ k}\Omega$ connected to $V_S / 2$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
OFFSET VOLTAGE							
V _{OS}	Input offset voltage			±60	±260	μV	
		T _A = −55°C to +125°C			±520		
dV _{OS} /dT	Input offset voltage drift ⁽¹⁾	T _A = −55°C to +125°C		±1	±5	μV/°C	
PSRR	Power-supply rejection ratio	2.7 V < V _S < 12 V		86	100	dB	
			T _A = −55°C to +125°C	82		dB	
			Flight model post-HDR exposure	82		dB	
INPUT BIAS CURRENT							
I _B	Input bias current			±1	±10	pA	
		T _A = −55°C to +125°C			±400		
		Flight model post-TID exposure			±400		
I _{OS}	Input offset current			±40		fA	
NOISE							
e _n	Input voltage noise density	f = 1 kHz		9		nV/√Hz	
i _n	Input current noise density	f = 100 kHz		1		fA/√Hz	
INPUT VOLTAGE							
V _{CM}	Common-mode voltage ⁽²⁾	T _A = −55°C to +125°C		(V−) − 0.2	(V+) + 0.2	V	
CMRR	Common-mode rejection ratio	(V−) < V _{CM} < (V+)		90	130	dB	
			T _A = −55°C to +125°C	86			
			Flight model post-HDR exposure, T _A = −55°C to +125°C	83			
OPEN-LOOP GAIN							
A _{OL}	Open-loop voltage gain	(V−) + 0.3 V < V _{OUT} < (V+) − 0.3 V, R _L = 2 kΩ		100	121	dB	
			T _A = −55°C to +125°C	94			
		(V−) + 0.2 V < V _{OUT} < (V+) − 0.2 V		100	134		
			T _A = −55°C to +125°C	97			
FREQUENCY RESPONSE							
GBW	Gain bandwidth			2.5		MHz	
SR	Slew rate	G = 1, 9-V step, 10% to 90% rising		0.8		V/μs	
THD+N	Total harmonic distortion + noise	G = 1, f = 1 kHz		0.02%			
OUTPUT							
V _O	Voltage output swing from rail	Positive rail, R _L = 2 kΩ to V _S / 2		60	120	mV	
			T _A = −55°C to +125°C		200		
		Positive rail		40	60		
			T _A = −55°C to +125°C		120		
		Negative rail, R _L = 2 kΩ to V _S / 2		50	120		
			T _A = −55°C to +125°C		190		
Negative rail		30	50				
	T _A = −55°C to +125°C		100				
I _{SC}	Short-circuit current	V _{OUT} = V _S / 2, V _{IN} = ±100 mV		+86 / −84		mA	
POWER SUPPLY							
I _Q	Total quiescent current	I _O = 0 A		3.2	4.2	mA	
			T _A = −55°C to +125°C		5.7		

(1) Specification set by device characterization, not tested in final production.

(2) Common-mode voltage per channel is described by $0.5 \times (V_{IN A+} + V_{IN A-})$, $0.5 \times (V_{IN B+} + V_{IN B-})$, $0.5 \times (V_{IN C+} + V_{IN C-})$, or $0.5 \times (V_{IN D+} + V_{IN D-})$. Respect per-channel differential voltage limitations. See also [Section 6.3.3](#).

5.7 Typical Characteristics

at $T_A = 25^\circ\text{C}$, $V_{CM} = V_S/2$, and $R_L > 10\text{ k}\Omega$ (unless otherwise noted)




Figure 5-1. Offset Voltage Distribution




Figure 5-2. TCV_{OS} Distribution




Figure 5-3. Offset Voltage Distribution




Figure 5-4. TCV_{OS} Distribution




Figure 5-5. Offset Voltage Distribution




Figure 5-6. TCV_{OS} Distribution

5.7 Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $V_{CM} = V_S/2$, and $R_L > 10\text{ k}\Omega$ (unless otherwise noted)




Figure 5-7. Offset Voltage vs Temperature




Figure 5-8. CMRR vs Frequency




Figure 5-9. Offset Voltage vs Supply Voltage




Figure 5-10. Offset Voltage vs V_{CM}




Figure 5-11. Offset Voltage vs V_{CM}




Figure 5-12. Offset Voltage vs V_{CM}

5.7 Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $V_{CM} = V_S/2$, and $R_L > 10\text{ k}\Omega$ (unless otherwise noted)




Figure 5-13. Input Bias Current vs V_{CM}




Figure 5-14. Input Bias Current vs V_{CM}




Figure 5-15. Input Bias Current vs V_{CM}




Figure 5-16. Input Bias Current vs V_{CM}




Figure 5-17. Input Bias Current vs V_{CM}




Figure 5-18. Input Bias Current vs V_{CM}

5.7 Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $V_{CM} = V_S/2$, and $R_L > 10\text{ k}\Omega$ (unless otherwise noted)




Figure 5-19. PSRR vs Frequency




Figure 5-20. Supply Current vs Supply Voltage (Per Channel)




Figure 5-21. Sinking Current vs Supply Voltage




Figure 5-22. Sourcing Current vs Supply Voltage




Figure 5-23. Output Voltage vs Output Current




Figure 5-24. Slew Rate vs Supply Voltage

5.7 Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $V_{CM} = V_S/2$, and $R_L > 10\text{ k}\Omega$ (unless otherwise noted)




Figure 5-25. Open-Loop Frequency Response




Figure 5-26. Open-Loop Frequency Response




Figure 5-27. Large Signal Step Response




Figure 5-28. Small Signal Step Response




Figure 5-29. Large Signal Step Response




Figure 5-30. Small Signal Step Response

5.7 Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $V_{CM} = V_S/2$, and $R_L > 10\text{ k}\Omega$ (unless otherwise noted)




Figure 5-31. Input Voltage Noise vs Frequency




Figure 5-32. Open Loop Gain vs Output Voltage Swing




Figure 5-33. Output Swing High vs Supply Voltage




Figure 5-34. Output Swing Low vs Supply Voltage




Figure 5-35. Output Swing High vs Supply Voltage




Figure 5-36. Output Swing Low vs Supply Voltage

5.7 Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $V_{CM} = V_S/2$, and $R_L > 10\text{ k}\Omega$ (unless otherwise noted)




Figure 5-37. THD+N vs Frequency




Figure 5-38. THD+N vs Output Voltage




Figure 5-39. Crosstalk Rejection Ratio vs Frequency (LMP7702/LMP7704)

6 Detailed Description

6.1 Overview


The LMP7704-SP is a radiation-hardened, quad, low offset voltage, rail-to-rail input and output precision amplifier with a CMOS input stage. The LMP7704-SP has a wide supply voltage range of 2.7 V to 12 V and a very low input bias current of only ± 500 fA at room temperature.

The wide supply voltage range of 2.7 V to 12 V over the extensive temperature range of -55°C to $+125^{\circ}\text{C}$ makes the LMP7704-SP an excellent choice for low-voltage, precision applications with extensive temperature requirements.

The LMP7704-SP has only ± 60 μV of input-referred offset voltage. This offset voltage allows for more accurate signal detection and amplification in precision applications.

The low input bias current of only ± 500 fA along with the low input-referred voltage noise of $9 \text{ nV}/\sqrt{\text{Hz}}$ make the LMP7704-SP an excellent choice for use in sensor applications. Lower levels of noise from the LMP7704-SP mean better signal fidelity and a higher signal-to-noise ratio.

6.2 Functional Block Diagram



6.3 Feature Description

6.3.1 Radiation Hardened Performance

Total Ionizing Dose (TID)—The LMP7704-SP is a radiation-hardness-assured (RHA) QML class V (QMLV) product, with a total ionizing dose (TID) level specified in the *Device Information* table on the front page of this data sheet. Testing and qualification of these products is done on a wafer level according to MIL-STD-883, Test Method 1019, Condition A. Radiation lot acceptance testing (RLAT) is performed at the 100krad(Si) TID level. Group E TID RLAT data are available with lot shipments as part of the QCI summary reports; see also [QML Flow, Its Importance, and Obtaining Lot Information](#).

The LMP7704-SP was characterized for TID effects through low-dose-rate (LDR) irradiation to 150krad(Si), and high-dose-rate (HDR) irradiation to 100krad(Si). The results demonstrated the device is considered non-ELDRS to 100krad(Si); see also the [LMP7704-SP Total Ionizing Dose \(TID\) radiation report](#).

Neutron Displacement Damage (NDD)—The LMP7704-SP was irradiated up to 1×10^{13} n/cm². A sample size of 12 units was exposed to radiation testing per MILSTD-883, Method 1017 for Neutron Irradiation. All tested parameters remained within the data sheet specifications for all devices dosed. Device offset was found to increase beyond the guardbanded test limits, but remain within the data sheet specification, for one of the four units dosed to 5×10^{12} n/cm² and for two of the four units dosed to 1×10^{13} n/cm². More detailed results are presented in the [LMP7704-SP Neutron Displacement Damage \(NDD\) radiation report](#).

Single-Event Effects (SEE)—One-time SEE characterization was performed according to EIA/JEDEC standard, EIA/JEDEC57 to linear energy transfer (LET) = 85 MeV·cm²/mg. During testing, no single-event latch-up (SEL) was observed. More detailed results are presented in the [LMP7704-SP Single-Event Effects \(SEE\) radiation report](#).

Additional in-depth SEE investigation showed that under certain circuit conditions, a single-event transient (SET) can induce electrical overstress that damages the device. This vulnerability can apply when a supply voltage above $V_S = 5V$ is used and sufficiently high decoupling capacitance is present at the supply pin. See also [Section 7.3](#).

6.3.2 Engineering Model (Devices With /EM Suffix)

Engineering evaluation or engineering model (EM) devices are available for order and are identified by the /EM in the orderable device name (see the *Device Information* table on the front page of this data sheet). These devices meet the performance specifications of the data sheet at room temperature only, and have not received the full space production flow or testing. Engineering samples can be QCI rejects that failed tests but that do not impact the performance at room temperature, such as radiation or reliability testing.

6.3.3 Diodes Between the Inputs

The LMP7704-SP have a set of antiparallel diodes between the input pins, as shown in [Figure 6-1](#). These diodes are present to protect the input stage of the amplifier. At the same time, the diodes limit the amount of differential input voltage that is allowed on the input pins. A differential signal larger than a one-diode voltage drop can damage the diodes. Limit the differential signal between the inputs to ± 300 mV or limit the input current to ± 10 mA.




Figure 6-1. Input of LMP7704-SP

6.3.4 Capacitive Load

The LMP7704-SP can be connected as a noninverting unity gain follower. This configuration is the most sensitive to capacitive loading.

The combination of a capacitive load placed on the output of an amplifier along with the amplifier output impedance creates a phase lag, which in turn reduces the phase margin of the amplifier. If the phase margin is significantly reduced, the response is either underdamped or oscillated.

To drive heavier capacitive loads, use an isolation resistor, labeled as R_{ISO} in Figure 6-2. By using this isolation resistor, the capacitive load is isolated from the amplifier output, and thus, the pole caused by C_L is no longer in the feedback loop. The larger the value of R_{ISO} , the more stable the output voltage. If values of R_{ISO} are sufficiently large, the feedback loop is stable, independent of the value of C_L . However, larger values of R_{ISO} result in reduced output swing and reduced output current drive.




Figure 6-2. Isolating Capacitive Load

6.3.5 Input Capacitance

CMOS input stages inherently have low input bias current and higher input-referred voltage noise. The LMP7704-SP enhances this performance by having a low input bias current of only ± 500 fA, as well as a very low input-referred voltage noise of $9 \text{ nV}/\sqrt{\text{Hz}}$. To achieve these specifications, a larger input stage is used. This larger input stage increases the input capacitance of the LMP7704-SP. The typical value of this input capacitance, C_{IN} , for the LMP7704-SP is 25 pF. The input capacitance interacts with other impedances, such as gain and feedback resistors, which are seen on the inputs of the amplifier, to form a pole. This pole has little or no effect on the output of the amplifier at low frequencies and dc conditions, but plays a bigger role as the frequency increases. At higher frequencies, the presence of this pole decreases phase margin and also causes gain peaking. To compensate for the input capacitance, choose the feedback resistors carefully. In addition to being selective in picking values for the feedback resistor, add a capacitor to the feedback path to increase stability.

The dc gain of the circuit shown in Figure 6-3 is simply $-R_2/R_1$.




Figure 6-3. Compensating for Input Capacitance

For the time being, ignore C_F . The ac gain of the circuit in Figure 6-3 can be calculated as follows:

$$\frac{V_{OUT}}{V_{IN}}(s) = \frac{-R_2/R_1}{\left[1 + \frac{s}{\left(\frac{A_0 R_1}{R_1 + R_2}\right)} + \frac{s^2}{\left(\frac{A_0}{C_{IN} R_2}\right)}\right]} \quad (1)$$

This equation is rearranged to find the location of the two poles:

$$P_{1,2} = \frac{-1}{2C_{IN}} \left[\frac{1}{R_1} + \frac{1}{R_2} \pm \sqrt{\left(\frac{1}{R_1} + \frac{1}{R_2}\right)^2 - \frac{4 A_0 C_{IN}}{R_2}} \right] \quad (2)$$

Equation 2 shows that as values of R_1 and R_2 are increased, the magnitude of the poles is reduced, which in turn decreases the bandwidth of the amplifier. Whenever possible, the best practice is to choose smaller feedback resistors. Figure 6-4 shows the effect of the feedback resistor on the bandwidth of the LMP7704-SP.




Figure 6-4. Closed-Loop Gain vs Frequency

Equation 2 has two poles. In most cases, the presence of pairs of poles causes gain peaking. To eliminate this effect, place the poles in a Butterworth position, because poles in a Butterworth position do not cause gain peaking. To achieve a Butterworth pair, set the quantity under the square root in Equation 2 to equal -1 . Using this fact and the relation between R_1 and R_2 ($R_2 = -A_V R_1$), the optimum value for R_1 is found. Use Equation 3 to calculate the value of R_1 . If R_1 is larger than this optimum value, gain peaking occurs.

$$R_1 < \frac{(1 - A_V)^2}{2A_0 A_V C_{IN}} \quad (3)$$

In Figure 6-3, C_F is added to compensate for input capacitance and to increase stability. Additionally, C_F reduces or eliminates the gain peaking that can be caused by having a larger feedback resistor. Figure 6-5 shows how C_F reduces gain peaking.




Figure 6-5. Closed-Loop Gain vs Frequency With Compensation

6.4 Device Functional Modes

6.4.1 Precision Current Source

The LMP7704-SP can be used as a precision current source in many different applications. Figure 6-6 shows a typical precision current source. This circuit implements a precision, voltage-controlled current source. Amplifier A1 is a differential amplifier that uses the voltage drop across R_S as the feedback signal. Amplifier A2 is a buffer that eliminates the error current from the load side of the R_S resistor. In general, the circuit is stable as long as the closed-loop bandwidth of amplifier A2 is greater than the closed-loop bandwidth of amplifier A1. If A1 and A2 are the same type of amplifiers, then the feedback around A1 reduces bandwidth compared to A2.




Figure 6-6. Precision Current Source

The equation for output current is derived as shown in Equation 4:

$$\frac{V_2 R}{R + R} + \frac{(V_0 - I R_S) R}{R + R} = \frac{V_1 R}{R + R} + \frac{V_0 R}{R + R} \quad (4)$$

Solving for current I results in Equation 5:

$$I = \frac{V_2 - V_1}{R_S} \quad (5)$$

7 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

7.1 Application Information

7.1.1 Low Input Voltage Noise

The LMP7704-SP has a very low input voltage noise of $9 \text{ nV}/\sqrt{\text{Hz}}$. This input voltage noise is further reduced by placing N amplifiers in parallel, as shown in [Figure 7-1](#). The total voltage noise on the output of this circuit is divided by the square root of the number of amplifiers used in this parallel combination. The reason is because each individual amplifier acts as an independent noise source, and the average noise of independent sources is the quadrature sum of the independent sources divided by the number of sources. For N identical amplifiers:

$$\begin{aligned} \text{REDUCED INPUT VOLTAGE NOISE} &= \frac{1}{N} \sqrt{e_{n1}^2 + e_{n2}^2 + \dots + e_{nN}^2} \\ &= \frac{1}{N} \sqrt{N e_n^2} = \frac{\sqrt{N}}{N} e_n \\ &= \frac{1}{\sqrt{N}} e_n \end{aligned} \tag{6}$$

[Figure 7-1](#) shows a schematic of this input voltage noise reduction circuit. Typical resistor values are: $R_G = 10 \text{ }\Omega$, $R_F = 1 \text{ k}\Omega$, and $R_O = 1 \text{ k}\Omega$.




Figure 7-1. Noise Reduction Circuit

7.1.2 Total Noise Contribution

The LMP7704-SP has a very-low input bias current, very-low input current noise, and very-low input voltage noise. As a result, this amplifier is an excellent choice for circuits with high-impedance sensor applications.

Figure 7-2 shows the typical input noise of the LMP7704-SP as a function of source resistance where:

- e_n denotes the input-referred voltage noise.
- e_i is the voltage drop across source resistance due to input-referred current noise or $e_i = R_S \times i_n$.
- e_t shows the thermal noise of the source resistance.
- e_{ni} shows the total noise on the input, where:

$$e_{ni} = \sqrt{e_n^2 + e_i^2 + e_t^2}$$




Figure 7-2. Total Input Noise

The input current noise of the LMP7704-SP is so low that this noise does not become the dominant factor in the total noise unless the source resistance exceeds 300 MΩ, which is an unrealistically high value.

As is evident in Figure 7-2, at lower R_S values, total noise is dominated by the amplifier input voltage noise. If R_S is larger than a few kilohms, then the dominant noise factor becomes the thermal noise of R_S . As mentioned previously, the current noise is not the dominant noise factor for any practical application.

7.2 Typical Application




Figure 7-3. LMP7704-SP Configured for 25 × Gain With High Signal Source Impedance

7.2.1 Design Requirements

Many precision analog sensors, such as temperature or pressure (bridge) sensors, require a high-precision amplifier with low input bias to condition the signal before the analog-to-digital converter. The LMP7704-SP is an excellent amplifier choice for a voltage gain stage thanks to the low offset voltage, offset voltage drift, and ultra-low input bias current.

7.2.2 Detailed Design Procedure

Many sensors have high source impedances that can range up to 10 MΩ. The output signal of sensors must often be amplified or otherwise conditioned by means of an amplifier. The input bias current of this amplifier can load the sensor output and cause a voltage drop across the source resistance, shown in Figure 7-4, where $V_{IN+} = V_S - I_{BIAS} \times R_S$.




Figure 7-4. Offset Error Due to I_{BIAS}

The last term, $I_{BIAS} \times R_S$, shows the voltage drop across R_S . To prevent errors introduced to the system due to this voltage, an op amp with very low input bias current must be used with high impedance sensors. An amplifier with low input bias also has low input current noise, further improving the accuracy of systems with high source resistance.

Figure 7-3 shows one channel of the LMP7704-SP configured for a gain of 25. A high source impedance is placed between the input signal and the noninverting input of the amplifier to represent the output impedance of the sensor.

With the ultra-low input bias current of the LMP7704-SP, even with a signal source that has high output impedance, the system output maintains very good linearity to the ideal output voltage (that is, the output of an ideal amplifier in the same configuration). Figure 7-5 shows the output voltage vs input voltage of the LMP7704-SP with a 10-MΩ source impedance. Figure 7-6 shows the output voltage vs input voltage for an ideal amplifier with no input bias current. Comparing the two graphs shows that the LMP7704-SP maintains high accuracy even with a large source impedance connected to an input.

7.2.3 Application Curves




Figure 7-5. Output Voltage vs Input Voltage




Figure 7-6. Ideal Output Voltage vs Input Voltage

7.3 Power Supply Recommendations

For proper operation, decouple the power supplies. To decouple the supply, place a 1nF to 100nF capacitor as close as possible to the op-amp power-supply pins. For single-supply configurations, place a capacitor between the V+ and V– supply pins. For dual-supply configurations, place one capacitor between V+ and ground, and place a second capacitor between V– and ground. Bypass capacitors must have a low ESR of less than 0.1Ω.

The LMP7704-SP uses an internal clamping structure to prevent $(V+) - (V-)$ from exceeding a safe level during ESD events. While this clamp is not active under typical operating conditions, extensive SEE testing with decapped devices has shown the structure can be activated during a ion strike. In flight, this is an extremely low-probability event that assumes the particle can penetrate or bypass the metal lid or ceramic package body, and strike a particular location on the die. If this *clamping event* occurs, the local positive rail and negative rail are clamped to approximately $V_S = 1.4V$ (typically $V+ = 0.7V$, $V- = -0.7V$ for bipolar supplies) before being *released* and recharging to pre-strike levels. The discharge is extremely fast, on the order of microseconds, while the recovery time depends on how quickly the power supply can recharge the decoupling and parasitic capacitances on the supply rail. When the supply voltage drops in this manner, the device output can be disrupted as the output saturates into the rail, which is typically observable as an SET.

If a decoupling capacitance is present on the supply pins, that capacitance is discharged through the clamping structure, dumping the stored charge into the device. If a sufficiently large *charge bucket* is present on the supply, and there is insufficient series impedance between the capacitor and supply pin, discharge currents large enough to cause localized electrical overstress (EOS) and device damage can develop. This can lead to shoot-through currents between the supplies. Damage has been observed during SEL testing of decapped units under specific circuit conditions. Damaged units had supply voltages above $V_S = 5.2V$ and decoupling capacitances equal to or in excess of 1100nF, during a series of ion strikes with $LET = 75 \text{ MeV} \cdot \text{cm}^2/\text{mg}$. Devices with 100nF or less of decoupling capacitance were not damaged and passed to the full-rated voltage, including at 125°C. See also the [LMP7704-SP SEE Report](#).

To mitigate this risk, use only decoupling capacitors of 100nF or less directly at the supply pins. If additional bulk capacitance is present on the supply, use a series resistor in the supply line for isolation. In the event the clamp activates, the resistance limits the current into the supply pin to acceptable levels. Board parasitics and spacing, circuit configuration, and device-to-device variation have been observed to play a role in the device response to clamping events, so specific values vary by application. If for example a 100nF capacitor is placed at the supply pin, and a 1μF bulk capacitor is present on the other side of the isolation resistor and several inches from the device, a small resistance such as 1Ω can likely be used. If however a bulk capacitance of 1μF is used immediately adjacent, then a isolation resistance of 5Ω is recommended. If input signals exceed ±1V, include sufficient series resistance between the input signal and input pin, such that during a clamping event the current into the input cannot exceed 10mA.

7.4 Layout

7.4.1 Layout Guidelines

Take care to minimize the loop area formed by the bypass capacitor connection between supply pins and ground. Use a ground plane underneath the device; best practice is for any bypass components to ground to have a nearby via to the ground plane. The optimum bypass capacitor placement is closest to the corresponding supply pin. Use of thicker traces from the bypass capacitors to the corresponding supply pins lowers the power-supply inductance and provides a more stable power supply. Decoupling capacitors in excess of 100nF must be distanced from the supply pins, or have sufficient series isolation resistance, to reduce the peak discharge current in the event of an SET. To minimize stray parasitics, place the feedback components as close as possible to the device.

The LMP7704-SP features a backside thermal pad, to better facilitate the evacuation of heat from the die. The thermal pad is electrically shorted to the topside metal lid. The pad is thermally conductive but electrically high-impedance to the device substrate. To simplify fault planning scenarios, reduce parasitic capacitance, and prevent the formation of leakage paths, solder the thermal pad to the PCB and bias the thermal pad to V₋.

7.4.2 Layout Example




Figure 7-7. LMP7704-SP Example Layout




Figure 7-8. LMP7704-SP Supply Decoupling Capacitance Example Layout

8 Device and Documentation Support

8.1 Related Documentation

For related documentation see the following:

- Texas Instruments, [LMP7704-SP Total Ionizing Dose \(TID\) radiation report](#)
- Texas Instruments, [LMP7704-SP Single-Event Effects \(SEE\) radiation report](#)
- Texas Instruments, [LMP7704-SP Neutron Displacement Damage \(NDD\) radiation report](#)
- Texas Instruments application briefs with LMP7704-SP:
 - [Space-Grade, 100-krad, 125-kHz Photodiode Transimpedance Amplifier \(TIA\) Circuit application brief](#)
 - [Space-Grade, 100-krad, 100-V, High-Side Current Sensing Circuit application brief](#)
 - [Space-Grade, 100-krad, 1.25-V, Low-Noise Voltage Reference Circuit application brief](#)
 - [Space-Grade, 100-krad, Linear Thermoelectric Cooler \(TEC\) Driver Circuit application brief](#)
 - [Space-Grade, 100-krad, Voltage-Controlled Current Sink \(0-200 mA\) Circuit application brief](#)
 - [Space-Grade, 100-krad, Discrete, Three Op Amp Instrumentation Amplifier Circuit application brief](#)
 - [Space-Grade, 100-krad, Programmable Negative Voltage Source \(-5 V to 0 V\) Circuit application brief](#)
 - [Space-Grade, 100-krad, Programmable Voltage Source Circuit with Remote Sense FB application brief](#)
 - [Space-Grade, 50-krad, 2-Wire, Discrete 4–20-mA Current Transmitter Circuit application brief](#)
- Texas Instruments, [Hermetic Package Reflow Profiles, Termination Finishes, and Lead Trim and Form application report](#)

8.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](https://www.ti.com). Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

8.3 Support Resources

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

8.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

8.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

8.6 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

9 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision C (March 2022) to Revision D (October 2024)	Page
• Changed description of SEL characteristics from "SEL immune" to "SEL resilient" in <i>Features</i> ; see also <i>Radiation Hardened Performance</i>	1
• Updated <i>Device Information</i> table notes for clarity.....	1

• Changed LID pin description to clarify connections between thermal pad, metal lid, and device substrate in <i>Pin Functions</i> table.....	3
• Updated table note 1 in <i>Absolute Maximum Ratings</i>	4
• Changed differential voltage parameter to input differential voltage, per channel, added clarifying table note, changed maximum value from (V+) – (V–) + 0.3 to 0.3 V, and added minimum value of –0.3 V, in <i>Absolute Maximum Ratings</i>	4
• Added "flight model post-HDR exposure" condition, with minimum value of 82dB, to "power-supply rejection ratio".....	5
• Added "flight model post-TID exposure" condition, with maximum value of ±400 pA, to "input bias current"....	5
• Added table note to "common-mode voltage", clarifying input differential voltage limitations.....	5
• Added "flight model post-HDR exposure" condition, with minimum value of 82 dB, to "power-supply rejection ratio".....	6
• Added "flight model post-TID exposure" condition, with maximum value of ±400 pA, to "input bias current"....	6
• Added table note to "common-mode voltage", clarifying input differential voltage limitations, and added "T _A = –55°C to +125°C" condition.....	6
• Changed description of TID RLAT levels from 30-krad, 50-krad, and 100-krad, to 100-krad(Si) in <i>Radiation Hardened Performance</i>	15
• Changed description of NDD test levels from 15 units irradiated up to 1 × 10 ¹² n/cm ² , to 12 units irradiated up to 1 × 10 ¹³ n/cm ² , and summarized test results in <i>Radiation Hardened Performance</i>	15
• Added discussion of application-specific SEE concerns in <i>Radiation Hardened Performance</i>	15
• Changed decoupling capacitor guidance from "10-nF to 1-μF" to "1nF to 100nF" in <i>Power Supply Recommendations</i>	22
• Added text discussing bulk decoupling capacitance isolation for SEE-mitigation in <i>Power Supply Recommendations</i>	22
• Added guidance regarding power pad and lid metalization to <i>Layout Guidelines</i>	23
• Deleted "LMP7704-SP Example Layout for a Single Channel" figure, and replaced with "LMP7704-SP Example Layout" figure, in <i>Layout Example</i>	23
• Added "LMP7704-SP Supply Decoupling Capacitance Example Layout" figure in <i>Layout Example</i>	23
• Added <i>Related Documentation</i> section.....	24
• Deleted outdated and incorrect HBH0014A package outline drawing from <i>Mechanical, Packaging, and Orderable Information</i>	25

Changes from Revision B (September 2021) to Revision C (March 2022)	Page
• Changed 5962R1920601VXC Flight Model from preview to production data (active).....	1
• Deleted obsolete 5962-1920601VXC, Flight Model from <i>Device Information</i> table.....	1

Changes from Revision A (January 2021) to Revision B (September 2021)	Page
• Changed device from advanced information (preview) to production data (active).....	1

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
5962R1920601VXC	Active	Production	CFP (HBH) 14	25 TUBE	Yes	NIAU	N/A for Pkg Type	-55 to 125	5962R1920601VXC LMP7704
5962R1920601VXC.A	Active	Production	CFP (HBH) 14	25 TUBE	Yes	NIAU	N/A for Pkg Type	-55 to 125	5962R1920601VXC LMP7704
LMP7704HBH/EM	Active	Production	CFP (HBH) 14	25 TUBE	Yes	NIAU	N/A for Pkg Type	-55 to 125	LMP7704HBH/EM EVAL ONLY
LMP7704HBH/EM.A	Active	Production	CFP (HBH) 14	25 TUBE	Yes	NIAU	N/A for Pkg Type	-55 to 125	LMP7704HBH/EM EVAL ONLY

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF LMP7704-SP :

- Catalog : [LMP7704](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
5962R1920601VXC	HBH	CFP	14	25	506.98	26.16	6220	NA
5962R1920601VXC.A	HBH	CFP	14	25	506.98	26.16	6220	NA
LMP7704HBH/EM	HBH	CFP	14	25	506.98	26.16	6220	NA
LMP7704HBH/EM.A	HBH	CFP	14	25	506.98	26.16	6220	NA



CFP - 2.861 mm max height

CERAMIC FLATPACK



1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This package is hermetically sealed with a metal lid. The lid is not connected to any lead.
4. The leads are gold plated.
5. Metal lid is connected to backside metalization.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#), [TI's General Quality Guidelines](#), or other applicable terms available either on [ti.com](#) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025