

# LMH6714/ LMH6720/ LMH6722/ LMH6722Q Wideband Video Op Amp; Single, Single with Shutdown and Quad

Check for Samples: LMH6714, LMH6720, LMH6722, LMH6722-Q1

#### **FEATURES**

- 400MHz (A<sub>V</sub> = +2V/V, V<sub>OUT</sub> = 500mV<sub>PP</sub>) −3dB BW
- 250MHz  $(A_V = +2V/V, V_{OUT} = 2V_{PP})$  -3dB BW
- 0.1dB Gain Flatness to 120MHz
- Low Power: 5.6mA
- TTL Compatible Shutdown Pin (LMH6720)
- Very Low Diff. Gain, Phase: 0.01%, 0.01° (LMH6714)
- -58 HD2/ -70 HD3 at 20MHz
- Fast Slew Rate: 1800V/µs
- Low Shutdown Current: 500uA (LMH6720)
- 11ns Turn on Time (LMH6720)
- 7ns Shutdown Time (LMH6720)
- Unity Gain Stable
- Improved Replacement for CLC400,401,402,404,406 and 446 (LMH6714)
- Improved Replacement for CLC405 (LMH6720)
- Improved Replacement for CLC415 (LMH6722)
- LMH6722QSD is AEC-Q100 Grade 1 Qualified and is Manufactured on an Automotive Grade Flow

#### **APPLICATIONS**

- HDTV, NTSC & PAL Video Systems
- Video Switching and Distribution
- Wideband Active Filters
- Cable Drivers
- High Speed Multiplexer (LMH6720)
- Programmable Gain Amplifier (LMH6720)
- Automotive (LMH6722Q)

#### DESCRIPTION

The LMH6714/LMH6720/LMH6722 series combine Texas Instruments' VIP10 high speed complementary bipolar process with Texas Instruments' current feedback topology to produce a very high speed op amp. These amplifiers provide a 400MHz small signal bandwidth at a gain of +2V/V and a 1800V/µs slew rate while consuming only 5.6mA from ±5V supplies.

The LMH6714/LMH6720/LMH6722 series offer exceptional video performance with its 0.01% and 0.01° differential gain and phase errors for NTSC and PAL video signals while driving a back terminated 75 $\Omega$  load. They also offer a flat gain response of 0.1dB to 120MHz. Additionally, they can deliver 70mA continuous output current. This level of performance makes them an ideal op amp for broadcast quality video systems.

The LMH6714/LMH6720/LMH6722's small packages (SOIC, SOT-23 and WSON), low power requirement, low noise and distortion allow the LMH6714/LMH6720/LMH6722 to serve portable RF applications. The high impedance state during shutdown makes the LMH6720 suitable for use in multiplexing multiple high speed signals onto a shared transmission line. The LMH6720 is also ideal for portable applications where current draw can be reduced with the shutdown function.

W

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

## TEXAS INSTRUMENTS

#### **Typical Performance**

#### Non-Inverting Small Signal Frequency Response




Figure 1.

## Differential Gain and Phase vs. Number of Video Loads (LMH6714)




Figure 2.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### **Absolute Maximum Ratings**(1)(2)

ESD Tolerance <sup>(3)</sup>	Human Body Model	2000V
	Machine Model	200V
V <sub>CC</sub>		±6.75V
louт		See <sup>(4)</sup>
Common Mode Input Voltage	±V <sub>CC</sub>	
Differential Input Voltage		2.2V
Maximum Junction Temperature		+150°C
Storage Temperature Range		−65°C to +150°C
Lead Temperature (soldering 10 sec)		+300°C
Storage Temperature Range		−65°C to +150°C
Shutdown Pin Voltage (5)		+V <sub>CC</sub> to V <sub>CC</sub> /2-1V

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not ensured. For specific specifications, see the Electrical Characteristics tables.
- (2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and specifications.
- (3) Human Body Model, applicable std. MIL-STD-883, Method 3015.7. Machine Model, applicable std. JESD22-A115-A (ESD MM std. of JEDEC). Field-Induced Charge-Device Model, applicable std. JESD22-C101-C (ESD FICDM std. of JEDEC).
- (4) The maximum output current (I<sub>OUT</sub>) is determined by device power dissipation limitations. See the POWER DISSIPATION section for more details.
- (5) The shutdown pin is designed to work between 0 and V<sub>CC</sub> with split supplies (V<sub>CC</sub> = -V<sub>EE</sub>). With single supplies (V<sub>EE</sub> = ground) the shutdown pin should not be taken below V<sub>CC</sub>/2.



#### Operating Ratings<sup>(1)</sup>

Thermal Resistance Package		$(\theta_{JA})$			
5-Pin SOT-23 (DBV)		232°C/W			
6-Pin SOT-23 (DBV)		198°C/W			
8-Pin SOIC (D)	145°C/W				
14-Pin SOIC (D)	130°C/W				
14-Pin TSSOP (PW)		160°C/W			
14-Pin WSON (NHK)		46°C/W			
Operating Temperature	LMH6722Q	-40°C to 125°C			
	-40°C to 85°C				
Supply Voltage Range	8V (±4V) to 12.5V (±6.25V)				

<sup>(1)</sup> Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not ensured. For specific specifications, see the Electrical Characteristics tables.

#### **Electrical Characteristics**

Unless specified,  $A_V = +2$ ,  $R_F = 300\Omega$ :  $V_{CC} = \pm 5V$ ,  $R_L = 100\Omega$ , LMH6714/LMH6720/LMH6722. **Boldface** limits apply at temperature extremes.

Symbol	Parameter	Conditions	Min <sup>(1)</sup>	Typ <sup>(2)</sup>	Max <sup>(1)</sup>	Units
Frequenc	y Domain Response					
SSBW	-3dB Bandwidth	$V_{OUT} = 0.5V_{PP}$	345	400		MHz
LSBW	-3dB Bandwidth	$V_{OUT} = 2.0V_{PP}$	200	250		MHz
LSBW	-3dB Bandwidth, LMH6722 TSSOP package only	$V_{OUT} = 2.0V_{PP}$	170	250		MHz
	Gain Flatness	$V_{OUT} = 2V_{PP}$				
GFP	Peaking	DC to 120MHz		0.1		dB
GFR	Rolloff	DC to 120MHz		0.1		dB
LPD	Linear Phase Deviation	DC to 120MHz		0.5		deg
DG	Differential Gain	$R_L = 150\Omega$ , 4.43MHz (LMH6714)		0.01		%
DG	Differential Gain	$R_L = 150\Omega$ , 4.43MHz (LMH6720)		0.02		%
DP	Differential Phase	$R_L = 150\Omega, 4.43MHz$		0.01		deg
Time Don	nain Response		•	·	*	
TRS	Rise and Fall Time	.5V Step		1.5		ns
TRL		2V Step		2.6		ns
t <sub>s</sub>	Settling Time to 0.05%	2V Step		12		ns
SR	Slew Rate	6V Step	1200	1800		V/µs
Distortion	and Noise Response		*	•	•	
HD2	2nd Harmonic Distortion	2V <sub>PP</sub> , 20MHz		-58		dBc
HD3	3rd Harmonic Distortion	2V <sub>PP</sub> , 20MHz		-70		dBc
IMD	3rd Order Intermodulation Products	10MHz, P <sub>OUT</sub> = 0dBm		-78		dBc
	Equivalent Input Noise					
VN	Non-Inverting Voltage	>1MHz		3.4		nV/√ <del>Hz</del>
NICN	Inverting Current	>1MHz		10		pA/√ <del>Hz</del>
ICN	Non-Inverting Current	>1MHz		1.2		pA/√ <del>Hz</del>

<sup>(1)</sup> All limits are specified by testing, design, or statistical analysis.

<sup>(2)</sup> Typical values represent the most likely parametric norm at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not ensured on shipped production material.



#### **Electrical Characteristics (continued)**


Unless specified,  $A_V$  = +2,  $R_F$  = 300 $\Omega$ :  $V_{CC}$  = ±5V,  $R_L$  = 100 $\Omega$ , LMH6714/LMH6720/LMH6722. **Boldface** limits apply at temperature extremes.


Symbol	Parameter	Cond	litions	Min <sup>(1)</sup>	Typ <sup>(2)</sup>	Max <sup>(1)</sup>	Units	
Static, DC	Performance			•				
V <sub>IO</sub>	Input Offset Voltage				±0.2	±6 <b>±8</b>	mV	
DVIO	Average Drift				8		μV/°C	
I <sub>BN</sub>	Input Bias Current	Non-Inverting			±1	±10 <b>±15</b>	μΑ	
DIBN	Average Drift				4		nA/°C	
I <sub>BI</sub>	Input Bias Current	Inverting			-4	±12 <b>±20</b>	μΑ	
DIBI	Average Drift				41		nA/°C	
PSRR	Power Supply Rejection Ratio	DC		48 <b>47</b>	58		dB	
CMRR	Common Mode Rejection Ratio	DC		48 <b>45</b>	54		dB	
I <sub>CC</sub> Supply Current		R <sub>L</sub> = ∞	LMH6714 LMH6720	4.5 <b>3</b>	5.6	7.5 <b>8</b>	Λ	
			LMH6722	18 <b>15</b>	22.5	30 <b>32</b>	mA	
I <sub>CCI</sub>	Supply Current During Shutdown	LMH6720	,		500	670	μΑ	
Miscellan	eous Performance			•				
R <sub>IN</sub>	Input Resistance	Non-Inverting			2		МΩ	
C <sub>IN</sub>	Input Capacitance	Non-Inverting			1.0		pF	
R <sub>OUT</sub>	Output Resistance	Closed Loop			0.06		Ω	
V <sub>OUT</sub>	Output Voltage Range	R <sub>L</sub> = ∞		±3.5 ± <b>3.4</b>	±3.9		V	
		$R_L = 100\Omega$		±3.6 ± <b>3.4</b>	±3.8		V	
CMIR	Input Voltage Range	Common Mode			±2.2		V	
I <sub>OUT</sub>	Output Current <sup>(3)</sup>	V <sub>IN</sub> = 0V, Max Linear Current		50	70		mA	
OFFMAX	Voltage for Shutdown	LMH6720				0.8	V	
ONMIN	Voltage for Turn On	LMH6720		2.0			V	
IIH	Current Turn On	LMH6720, <del>SD</del> = 2.0V		-20 <b>-30</b>	2	20 <b>30</b>	μΑ	
IIL	Current Shutdown	LMH6720, SD = .8V		-600	-400	-100	μA	
IOZ	R <sub>OUT</sub> Shutdown	LMH6720, SD = .8V		0.2	1.8		ΜΩ	
t <sub>on</sub>	Turn on Time	LMH6720			11		ns	
$t_{\text{off}}$	Turn off Time	LMH6720			7		ns	

<sup>(3)</sup> The maximum output current (I<sub>OUT</sub>) is determined by device power dissipation limitations. See the POWER DISSIPATION section for more details.



#### **CONNECTION DIAGRAMS**








Figure 3. 5-Pin SOT-23 (LMH6714) (Top View) See Package Number DBV

Figure 4. 6-Pin SOT-23 (LMH6720) (Top View) See Package Number DBV

Figure 5. 14-Pin SOIC, TSSOP and WSON (LMH6722) (Top View) See Package Numbers D, PW, and NHK




Figure 6. 8-Pin SOIC (LMH6714) (Top View) See Package Number D




Figure 7. 8-Pin SOIC (LMH6720) (Top View) See Package Number D



#### **Typical Performance Characteristics**

 $(V^+ = +5V, V^- = -5V, A_V = 2, R_F = 300\Omega, R_L = 100\Omega$  Unless Specified).

#### **Non-Inverting Small Signal Frequency Response**




Figure 8.

#### **Inverting Frequency Response**





Figure 10.



Non-Inverting Large Signal Frequency Response




Figure 9.

#### Non-Inverting Frequency Response vs. Vo




Figure 11.

#### Harmonic Distortion vs. Frequency




Figure 13.



#### **Typical Performance Characteristics (continued)**

 $(V^+ = +5V, V^- = -5V, A_V = 2, R_F = 300\Omega, R_L = 100\Omega$  Unless Specified).





Figure 14.



9 0.03 PHASE 0.02 GAIN 0.01 GAIN 0.01 JEBENJAL DATE OF THE SERVIJAL DAT


Figure 18.

**DG/DP (LMH6722)** 

0.04

3rd Harmonic Distortion vs.  $V_{\rm OUT}$ -10 -20 -30 DISTORTION (dBc) -40 50MHz -50 -60 -70 -80 -90 5MHz -100 0 0.5 2 1 1.5 3.5 V<sub>OUT</sub> (V<sub>PP</sub>)

Figure 15.



Large Signal Pulse Response 4  $A_V = 2V/V$ 3 2 1 Vout (V) 0 -1 -2 -3 -4 0 15 20 25 30 35 40 45 50 5 10 TIME (nS)

Figure 19.

0.04



#### **Typical Performance Characteristics (continued)**

(V<sup>+</sup> = +5V, V<sup>-</sup> = -5V, A<sub>V</sub> = 2, R<sub>F</sub> =  $300\Omega$ , R<sub>L</sub> =  $100\Omega$  Unless Specified).




Figure 20.





Figure 22.

FREQUENCY (MHz)







Figure 21.




Frequency Response vs. R<sub>F</sub> 1 0 -1 111111 -2  $R_F = 300\Omega$ GAIN (dB) -3  $R_F = 400\Omega$ -4 -5 -6 -7  $V_{OUT} = 0.5V_{PP}$ -8 100 1000 FREQUENCY (MHz)

Figure 25.




#### **Typical Performance Characteristics (continued)**

(V<sup>+</sup> = +5V, V<sup>-</sup> = -5V, A<sub>V</sub> = 2, R<sub>F</sub> =  $300\Omega$ , R<sub>L</sub> =  $100\Omega$  Unless Specified).







#### Maximum V<sub>OUT</sub> vs. Frequency





Figure 27.

## Crosstalk vs. Frequency (LMH6722) for each channel with all others active



Nata - - - Farance




Figure 30.



#### APPLICATION SECTION

#### FEEDBACK RESISTOR SELECTION

One of the key benefits of a current feedback operational amplifier is the ability to maintain optimum frequency response independent of gain by using appropriate values for the feedback resistor ( $R_F$ ). The Electrical Characteristics and Typical Performance plots specify an  $R_F$  of 300 $\Omega$ , a gain of +2V/V and ±5V power supplies (unless otherwise specified). Generally, lowering  $R_F$  from it's recommended value will peak the frequency response and extend the bandwidth while increasing the value of  $R_F$  will cause the frequency response to roll off faster. Reducing the value of  $R_F$  too far below it's recommended value will cause overshoot, ringing and, eventually, oscillation.




Figure 31. Frequency Response vs. R<sub>F</sub>

Figure 31 shows the LMH6714/LMH6720/LMH6722's frequency response as  $R_F$  is varied ( $R_L$  = 100 $\Omega$ ,  $A_V$  = +2). This plot shows that an  $R_F$  of 147 $\Omega$  results in peaking. An  $R_F$  of 300 $\Omega$  gives near maximal bandwidth and gain flatness with good stability. An  $R_F$  of 400 $\Omega$  gives excellent stability with only a small bandwidth penalty. Since all applications are slightly different it is worth some experimentation to find the optimal  $R_F$  for a given circuit. Note that it is not possible to use a current feedback amplifier with the output shorted directly to the inverting input. The buffer configuration of the LMH6714/LMH6720/LMH6722 requires a 600 $\Omega$  feedback resistor for stable operation.

For more information see Application Note OA-13 (SNOA366) which describes the relationship between  $R_F$  and closed-loop frequency response for current feedback operational amplifiers. The value for the inverting input impedance for the LMH6714/LMH6720/LMH6722 is approximately 180 $\Omega$ . The LMH6714/LMH6720/LMH6722 is designed for optimum performance at gains of +1 to +6 V/V and -1 to -5V/V. When using gains of  $\pm$ 7V/V or more the low values of  $R_G$  required will make inverting input impedances very low.

When configuring the LMH6714/LMH6720/LMH6722 for gains other than +2V/V, it is usually necessary to adjust the value of the feedback resistor. Figure 32 and Figure 33 provide recommended feedback resistor values for a number of gain selections.




Figure 32. R<sub>F</sub> vs. Non-Inverting Gain



In the Figure 32 and Figure 33 charts, the recommended value of  $R_{\text{F}}$  is depicted by the solid line, which starts high, decreases to  $200\Omega$  and begins increasing again. The reason that a higher  $R_{\text{F}}$  is required at higher gains is the need to keep  $R_{\text{G}}$  from decreasing too far below the output impedance of the input buffer. For the LMH6714/LMH6720/LMH6722 the output resistance of the input buffer is approximately  $180\Omega$  and  $50\Omega$  is a practical lower limit for  $R_{\text{G}}$ . Due to the limitations on  $R_{\text{G}}$  the LMH6714/LMH6720/LMH6722 begins to operate in a gain bandwidth limited fashion for gains of  $\pm 5\text{V/V}$  or greater.




Figure 33. R<sub>F</sub> vs. Inverting Gain

#### **ACTIVE FILTERS**

When using any current feedback Operational Amplifier as an active filter it is important to be very careful when using reactive components in the feedback loop. Anything that reduces the impedance of the negative feedback, especially at higher frequencies, will almost certainly cause stability problems. Likewise capacitance on the inverting input needs to be avoided. See Application Notes OA-07 (SNOA365) and OA-26 (SNOA387) for more information on Active Filter applications for Current Feedback Op Amps.




Figure 34. Enable/Disable Operation

#### ENABLE/DISABLE OPERATION USING ±5V SUPPLIES (LMH6720 ONLY)

The LMH6720 has a TTL logic compatible disable function. Apply a logic low (<.8V) to the DS pin and the LMH6720 is disabled. Apply a logic high (>2.0V), or let the pin float and the LMH6720 is enabled. Voltage, not current, at the Disable pin determines the enable/disable state. Care must be exercised to prevent the disable pin voltage from going more than .8V below the midpoint of the supply voltages (0V with split supplies,  $V_{\rm CC}/2$  with single supplies) doing so could cause transistor Q1 to Zener resulting in damage to the disable circuit. The core amplifier is unaffected by this, but disable operation could become slower as a result.



Disabled, the LMH6720 inputs and output become high impedances. While disabled the LMH6720 quiescent current is approximately 500 $\mu$ A. Because of the pull up resistor on the disable circuit the I<sub>CC</sub> and I<sub>EE</sub> currents are not balanced in the disabled state. The positive supply current (I<sub>CC</sub>) is approximately 500 $\mu$ A while the negative supply current (I<sub>EE</sub>) is only 200 $\mu$ A. The remaining I<sub>EE</sub> current of 300 $\mu$ A flows through the disable pin.

The disable function can be used to create analog switches or multiplexers. Implement a single analog switch with one LMH6720 positioned between an input and output. Create an analog multiplexer with several LMH6720's. The LMH6720 is at it's best at a gain of 1 for multiplexer applications because there is no  $R_{\rm G}$  to shunt signals to ground.

#### **DISABLE LIMITATIONS (LMH6720 ONLY)**

The feedback Resistor ( $R_F$ ) limits off isolation in inverting gain configurations. During shutdown the impedance of the LMH6720 inputs and output become very high (>1M $\Omega$ ), however  $R_F$  and  $R_G$  are the dominant factor for effective output impedance.

Do not apply voltages greater than  $+V_{CC}$  or less than 0V ( $V_{CC}/2$  single supply) to the disable pin. The input ESD diodes will also conduct if the signal leakage through the feedback resistors brings the inverting input near either supply rail.




Figure 35. Typical Application with Suggested Supply Bypassing

#### LAYOUT CONSIDERATIONS

Whenever questions about layout arise, use the evaluation board as a guide. The following Evaluation boards are available with sample parts:

LMH6714	SOT-23	LMH730216				
	SOIC	LMH730227				
LMH6720	SOT-23	LMH730216				
	SOIC	LMH730227				
LMH6722	SOIC	LMH730231				
	TSSOP	LMH730131				

To reduce parasitic capacitances, the ground plane should be removed near the input and output pins. To reduce series inductance, trace lengths of components in the feedback loop should be minimized. For long signal paths controlled impedance lines should be used, along with impedance matching at both ends.


Bypass capacitors should be placed as close to the device as possible. Bypass capacitors from each rail to ground are applied in pairs. The larger electrolytic bypass capacitors can be located anywhere on the board, the smaller ceramic capacitors should be placed as close to the device as possible. In addition Figure 35 shows a capacitor (C1) across the supplies with no connection to ground. This capacitor is optional, however it is required for best 2nd Harmonic suppression. If this capacitor is omitted C2 and C3 should be increased to  $.1\mu\text{F}$  each.



#### **VIDEO PERFORMANCE**

The LMH6714/LMH6720/LMH6722 has been designed to provide excellent performance with both PAL and NTSC composite video signals. Performance degrades as the loading is increased, therefore best performance will be obtained with back terminated loads. The back termination reduces reflections from the transmission line and effectively masks capacitance from the amplifier output stage. While all parts offer excellent video performance the LMH6714 and LMH6722 are slightly better than the LMH6720.

#### WIDE BAND DIGITAL PROGRAMMABLE GAIN AMPLIFIER (LMH6720 ONLY)



\*NOTE: Selectable gains can be changed by using different  $R_{\alpha}$  resistors.

Figure 36. Wideband Digitally Controlled Programmable Gain Amplifier




Figure 37. PGA Output

As shown in Figure 36 and Figure 37 the LMH6720 can be used to construct a digitally controlled programmable gain amplifier. Each amplifier is configured to provide a digitally selectable gain. To provide for accurate gain settings, 1% or better tolerance is recommended on the feedback and gain resistors. The gain provided by each digital code is arbitrary through selection of the feedback and gain resistor values.



#### **AMPLITUDE EQUALIZATION**

Sending signals over coaxial cable greater than 50 meters in length will attenuate high frequency signal components much more than lower frequency components. An equalizer can be made to pre emphasize the higher frequency components so that the final signal has less distortion. This process can be done at either end of the cable. The circuit in Figure 38 shows a receiver with some additional components in the feedback loop to equalize the incoming signal. The RC networks peak the signal at higher frequencies. This peaking is a piecewise linear approximation of the inverse of the frequency response of the coaxial cable. Figure 39 shows the effect of this equalization on a digital signal that has passed through 150 meters of coaxial cable. Figure 40 shows a Bode plot of the frequency response of the circuit in Figure 38 along with equations needed to design the pole and zero frequencies. Figure 41 shows a network analyzer plot of an LMH6714/LMH6720/LMH6722 with the following component values:

 $R_G = 309\Omega$ 

 $R1 = 450\Omega$ 

C1 = 470pF

 $R2 = 91\Omega$ 

C2 = 68pF




Figure 38. Equalizer Circuit Schematic




Figure 39. Digital Signal without and with Equalization






Figure 40. Design Equations




Figure 41. Equalizer Frequency Response

#### **POWER DISSIPATION**

Follow these steps to determine the Maximum power dissipation for the LMH6714/LMH6720/LMH6722:

- 1. Calculate the quiescent (no load) power:  $P_{AMP} = I_{CC} (V_{CC} V_{EE})$
- 2. Calculate the RMS power at the output stage:  $P_{OUT}$  (RMS) = (( $V_{CC}$   $V_{OUT}$  (RMS)) \*  $I_{OUT}$  (RMS)), where  $V_{OUT}$  and  $I_{OUT}$  are the voltage and current across the external load.
- 3. Calculate the total RMS power:  $P_T = P_{AMP} + P_{OUT}$

The maximum power that the LMH6714/LMH6720/LMH6722, package can dissipate at a given temperature can be derived with the following equation:

 $P_{MAX}$  = (150° -  $T_A$ )/  $\theta_{JA}$ , where  $T_A$  = Ambient temperature (°C) and  $\theta_{JA}$  = Thermal resistance, from junction to ambient, for a given package (°C/W). For the SOIC package  $\theta_{JA}$  is 145°C/W, for the 5-pin SOT-23 it is 232°C/W.

SNOSA39G -NOVEMBER 2002-REVISED APRIL 2013



www.ti.com

#### **REVISION HISTORY**

Cł	nanges from Revision F (April 2013) to Revision G	Pa	ge
•	Changed layout of National Data Sheet to TI format		15

Submit Documentation Feedback

www.ti.com

11-Nov-2025

#### **PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
LMH6714MA/NOPB	Active	Production	SOIC (D)   8	95   TUBE	Yes	SN	Level-1-260C-UNLIM	-40 to 85	LMH67 14MA
LMH6714MA/NOPB.A	Active	Production	SOIC (D)   8	95   TUBE	Yes	SN	Level-1-260C-UNLIM	-40 to 85	LMH67 14MA
LMH6714MAX/NOPB	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	LMH67 14MA
LMH6714MAX/NOPB.A	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	LMH67 14MA
LMH6714MF/NOPB	Active	Production	SOT-23 (DBV)   5	1000   SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	A95A
LMH6714MF/NOPB.A	Active	Production	SOT-23 (DBV)   5	1000   SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	A95A
LMH6714MFX/NOPB	Active	Production	SOT-23 (DBV)   5	3000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	A95A
LMH6714MFX/NOPB.A	Active	Production	SOT-23 (DBV)   5	3000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	A95A
LMH6720MA/NOPB	Active	Production	SOIC (D)   8	95   TUBE	Yes	SN	Level-1-260C-UNLIM	-40 to 85	LMH67 20MA
LMH6720MA/NOPB.A	Active	Production	SOIC (D)   8	95   TUBE	Yes	SN	Level-1-260C-UNLIM	-40 to 85	LMH67 20MA
LMH6720MAX/NOPB	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	LMH67 20MA
LMH6720MAX/NOPB.A	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	LMH67 20MA
LMH6720MF/NOPB	Active	Production	SOT-23 (DBV)   6	1000   SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	A96A
LMH6720MF/NOPB.A	Active	Production	SOT-23 (DBV)   6	1000   SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	A96A
LMH6720MFX/NOPB	Active	Production	SOT-23 (DBV)   6	3000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	A96A
LMH6720MFX/NOPB.A	Active	Production	SOT-23 (DBV)   6	3000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	A96A
LMH6722MA/NOPB	Active	Production	SOIC (D)   14	55   TUBE	Yes	SN	Level-1-260C-UNLIM	-40 to 85	LMH67 22MA
LMH6722MA/NOPB.A	Active	Production	SOIC (D)   14	55   TUBE	Yes	SN	Level-1-260C-UNLIM	-40 to 85	LMH67 22MA
LMH6722MAX/NOPB	Active	Production	SOIC (D)   14	2500   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	LMH67 22MA
LMH6722MAX/NOPB.A	Active	Production	SOIC (D)   14	2500   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	LMH67 22MA



11-Nov-2025



www.ti.com

\_\_\_\_

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking
	(1)	(2)			(3)				(6)
						(4)	(5)		
LMH6722MT/NOPB	Active	Production	TSSOP (PW)   14	94   TUBE	Yes	SN	Level-1-260C-UNLIM	-40 to 85	LMH67 22MT
LMH6722MT/NOPB.A	Active	Production	TSSOP (PW)   14	94   TUBE	Yes	SN	Level-1-260C-UNLIM	-40 to 85	LMH67 22MT
LMH6722MTX/NOPB	Active	Production	TSSOP (PW)   14	2500   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	LMH67 22MT
LMH6722MTX/NOPB.A	Active	Production	TSSOP (PW)   14	2500   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	LMH67 22MT
LMH6722QSD/NOPB	Active	Production	WSON (NHK)   14	1000   SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	L6722Q
LMH6722QSD/NOPB.A	Active	Production	WSON (NHK)   14	1000   SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	L6722Q
LMH6722QSDX/NOPB	Active	Production	WSON (NHK)   14	4500   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	L6722Q
LMH6722QSDX/NOPB.A	Active	Production	WSON (NHK)   14	4500   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	L6722Q
LMH6722SD/NOPB	Active	Production	WSON (NHK)   14	1000   SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	L6722
LMH6722SD/NOPB.A	Active	Production	WSON (NHK)   14	1000   SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	L6722

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

#### **PACKAGE OPTION ADDENDUM**

www.ti.com 11-Nov-2025

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF LMH6722, LMH6722-Q1:

Catalog : LMH6722

Automotive : LMH6722-Q1

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects



www.ti.com 5-Sep-2025

#### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMH6714MAX/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LMH6714MF/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMH6714MFX/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMH6720MAX/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LMH6720MF/NOPB	SOT-23	DBV	6	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMH6720MFX/NOPB	SOT-23	DBV	6	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMH6722MAX/NOPB	SOIC	D	14	2500	330.0	16.4	6.5	9.35	2.3	8.0	16.0	Q1
LMH6722MTX/NOPB	TSSOP	PW	14	2500	330.0	12.4	6.95	5.6	1.6	8.0	12.0	Q1
LMH6722QSD/NOPB	WSON	NHK	14	1000	177.8	12.4	3.3	4.3	1.0	8.0	12.0	Q1
LMH6722QSDX/NOPB	WSON	NHK	14	4500	330.0	12.4	3.3	4.3	1.0	8.0	12.0	Q1
LMH6722SD/NOPB	WSON	NHK	14	1000	177.8	12.4	3.3	4.3	1.0	8.0	12.0	Q1



www.ti.com 5-Sep-2025



\*All dimensions are nominal

7 til dilliciololio ale Homiliai							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMH6714MAX/NOPB	SOIC	D	8	2500	367.0	367.0	35.0
LMH6714MF/NOPB	SOT-23	DBV	5	1000	208.0	191.0	35.0
LMH6714MFX/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LMH6720MAX/NOPB	SOIC	D	8	2500	367.0	367.0	35.0
LMH6720MF/NOPB	SOT-23	DBV	6	1000	208.0	191.0	35.0
LMH6720MFX/NOPB	SOT-23	DBV	6	3000	208.0	191.0	35.0
LMH6722MAX/NOPB	SOIC	D	14	2500	356.0	356.0	35.0
LMH6722MTX/NOPB	TSSOP	PW	14	2500	356.0	356.0	35.0
LMH6722QSD/NOPB	WSON	NHK	14	1000	208.0	191.0	35.0
LMH6722QSDX/NOPB	WSON	NHK	14	4500	356.0	356.0	35.0
LMH6722SD/NOPB	WSON	NHK	14	1000	208.0	191.0	35.0

### **PACKAGE MATERIALS INFORMATION**

www.ti.com 5-Sep-2025

#### **TUBE**



\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
LMH6714MA/NOPB	D	SOIC	8	95	495	8	4064	3.05
LMH6714MA/NOPB.A	D	SOIC	8	95	495	8	4064	3.05
LMH6720MA/NOPB	D	SOIC	8	95	495	8	4064	3.05
LMH6720MA/NOPB.A	D	SOIC	8	95	495	8	4064	3.05
LMH6722MA/NOPB	D	SOIC	14	55	495	8	4064	3.05
LMH6722MA/NOPB.A	D	SOIC	14	55	495	8	4064	3.05
LMH6722MT/NOPB	PW	TSSOP	14	94	495	8	2514.6	4.06
LMH6722MT/NOPB.A	PW	TSSOP	14	94	495	8	2514.6	4.06





#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
  3. Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.







#### NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.






NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.









#### NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.







#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.25 per side.

- 4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
- 5. Refernce JEDEC MO-178.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





SMALL OUTLINE PACKAGE



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025