

IWRL1432 Single-Chip 76- to 81-GHz Industrial Radar Sensor

1 Features

- FMCW Transceiver
 - Integrated PLL, transmitter, receiver, baseband and ADC
 - 76-81GHz coverage with 5GHz continuous bandwidth
 - 3 receive channels and 2 transmit channels
 - Short range
 - 11dBm typical output power per Tx
 - 14dB typical noise figure
 - -89dBc/Hz typical phase noise at 1MHz
 - FMCW operation
 - 5MHz IF bandwidth, real-only Rx channels
 - Ultra-accurate chirp engine based on fractional-N PLL
 - Per transmitter binary phase shifter
- Processing elements
 - Arm® M4F® core with single precision FPU (160 MHz)
 - TI Radar Hardware Accelerator (HWA 1.2) for FFT, Log Magnitude, and CFAR operations (80MHz)
- Supports multiple low-power modes
 - Idle mode and deep sleep mode
- Power management
 - 1.8V and 3.3V IO support
 - Built-in LDO network for enhanced PSRR
 - BOM-Optimized and Power-Optimized modes
 - One or two power rails for 1.8V IO mode, two or three power rails for 3.3V IO mode
- Package size of FCCSP device: 6.45mm x 6.45mm
- Built-in calibration and self-test
 - Built-in firmware (ROM)
 - Self-Contained on chip calibration system
- Host Interface
 - UART
 - CAN-FD
 - SPI
- RDIF (Radar Data Interface) for raw ADC sample capture
- Other interfaces available to user application
 - QSPI
 - I2C
 - JTAG
 - GPIOs
 - PWM Interface
- Internal Memory
 - 1MB of On-Chip RAM
 - Configurable L3 shared memory for Radar Cube
 - Data and Code RAM of (512/640/768KB)
- Functional Safety-Compliant Targeted
 - Developed for Functional Safety Applications
 - Hardware integrity up to SIL 2 targeted
- FCCSP package with 12 x 12, 102 BGA balls
- Clock source
 - 40.0MHz Crystal for primary clock
 - Supports externally driven clock (Square/Sine) at 40.0MHz
 - 32kHz internal oscillator for low power operations
- Supports temperature operating range
 - Operating Junction Temperature Range: –40°C to 105°C



2 Applications

- Automated door/gate
- Motion detector
- Industrial sensor for measuring range, velocity, and angle
- Tank level probing radar
- Displacement sensing
- Traffic monitoring
- Proximity sensing
- Security and surveillance
- Factory automation safety guards
- Level Sensing
- E Bikes
- Parking barrier
- Off-Highway Vehicles
- Kick eScooter
- Self balancing personal transporter

3 Description

The IWRL1432 mmWave Sensor device is an integrated single chip mmWave sensor based on FMCW radar technology. The device is capable of operation in the 76GHz to 81GHz band and is partitioned into mainly four power domains:

- **RF/Analog Sub-System:** This block includes all the RF and Analog components required to transmit and receive the RF signals.
- **Front-End Controller sub-System (FECSS):** FECSS contains processor, responsible for radar front-end configuration, control, and calibration.
- **Application Sub-System (APPSS):** APPSS is where the device implements a user programmable ARM Cortex M4 allowing for custom control and automotive interface applications. Top Sub-System (TOPSS) is part of the APPSS power domain and contains the clocking and power management sub-blocks.
- **Hardware Accelerator (HWA):** HWA block supplements the APPSS by offloading common radar processing such as FFT, Constant False Alarm rate (CFAR), scaling, and compression.

IWRL1432 is specifically designed to have separate controls for each of the above-mentioned power domains to control their states (power ON or OFF) based on use case requirements. The device also features the capability to exercise various low-power states like sleep and deep sleep, where low-power sleep mode is achieved by clock gating and by turning off the internal IP blocks of the device. The device also provides the option of keeping some contents of the device, like Application image or RF profile retained in such scenarios.

Additionally, the device is built with TI's low power 45nm RF CMOS process and enables unprecedented levels of integration in an extremely small form factor. IWRL1432 is designed for low power, self-monitored, ultra-accurate radar systems in the industrial (and personal electronics) space for applications such as building/factory automation, commercial/residential security, personal electronics, presence/motion detection, and gesture detection/recognition for human machine interfaces

Packaging Information

PART NUMBER ⁽¹⁾	PACKAGE	BODY SIZE ⁽²⁾	TRAY / TAPE AND REEL	DESCRIPTION
IWRL1432BDDBAAMF	AMF (FCCSP, 102)	6.45mm x 6.45mm	Tray	SIL-2 targeted. Deep Sleep enabled. Authenticated Boot.
IWRL1432BDDBAAMFR	AMF (FCCSP, 102)	6.45mm x 6.45mm	Tape and Reel	SIL-2 targeted. Deep Sleep enabled. Authenticated Boot.
IWRL1432BDQGAMF	AMF (FCCSP, 102)	6.45mm x 6.45mm	Tray	Deep Sleep enabled. Generic.

Packaging Information (continued)

PART NUMBER⁽¹⁾	PACKAGE	BODY SIZE⁽²⁾	TRAY / TAPE AND REEL	DESCRIPTION
IWRL1432BDQGAMFR	AMF (FCCSP, 102)	6.45mm x 6.45mm	Tape and Reel	Deep Sleep enabled. Generic

(1) For more information, see [Section 13](#)

(2) For more information, see , [Section 11.1](#)

4 Functional Block Diagram




Figure 4-1. Functional Block Diagram

Table of Contents

1 Features	1	7.13 Timing and Switching Characteristics.....	32
2 Applications	2	8 Detailed Description	51
3 Description	2	8.1 Overview.....	51
4 Functional Block Diagram	4	8.2 Functional Block Diagram.....	52
5 Device Comparison	6	8.3 Subsystems.....	53
5.1 Related Products.....	8	8.4 Other Subsystems.....	58
6 Terminal Configurations and Functions	9	8.5 Memory Partitioning Options.....	59
6.1 Pin Diagrams.....	9	8.6 Boot Modes.....	60
6.2 Signal Descriptions.....	10	9 Monitoring and Diagnostics	61
7 Specifications	18	10 Applications, Implementation, and Layout	62
7.1 Absolute Maximum Ratings.....	18	10.1 Application Information.....	62
7.2 ESD Ratings.....	18	10.2 Reference Schematic.....	62
7.3 Power-On Hours (POH).....	18	11 Device and Documentation Support	63
7.4 Recommended Operating Conditions.....	19	11.1 Device Nomenclature.....	63
7.5 VPP Specifications for One-Time Programmable (OTP) eFuses.....	19	11.2 Tools and Software.....	64
7.6 Power Supply Specifications.....	21	11.3 Documentation Support.....	64
7.7 Power Save Modes.....	27	11.4 Support Resources.....	64
7.8 Peak Current Requirement per Voltage Rail.....	28	11.5 Trademarks.....	64
7.9 RF Specification.....	30	11.6 Electrostatic Discharge Caution.....	65
7.10 Supported Front End features.....	31	11.7 Glossary.....	65
7.11 CPU Specifications.....	32	12 Revision History	65
7.12 Thermal Resistance Characteristics.....	32	13 Mechanical, Packaging, and Orderable Information	67

5 Device Comparison

The following table compares the features of radar devices.

Table 5-1. Device Features Comparison

FUNCTION		IWRL1432	IWRL6432	IWR1843	IWR1642	IWR1443
Number of receivers		3	3	4	4	4
Number of transmitters		2	2	3 ⁽¹⁾	2	3
RF frequency range		76 to 81 GHz	57 to 64 GHz	76 to 81 GHz	76 to 81 GHz	76 to 81 GHz
On-chip memory		1 MB	1 MB	2MB	1.5MB	576KB
Max I/F (Intermediate Frequency) (MHz)		5	5	10	5	15
Max real sampling rate (MSPS)		12.5	12.5	25	12.5	37.5
Max complex sampling rate (MSPS)		-	-	12.5	6.25	18.75
Safety and Security						
Functional Safety -Compliance		SIL-2 Targeted ⁽⁵⁾	SIL-2 Targeted ⁽⁵⁾	SIL-2	-	-
Device Security ⁽²⁾		-	-	Yes	Yes	-
Processors						
MCU		M4F	M4F	R4F	R4F	R4F
DSP		-	-	C674x	C674x	-
HWA		Yes	Yes	Yes	-	Yes
Peripherals						
Serial Peripheral Interface (SPI) ports		2	2	2	2	1
Quad Serial Peripheral Interface (QSPI)		Yes	Yes	Yes	Yes	Yes
Inter-Integrated Circuit (I2C) interface		1	1	1	1	1
Controller Area Network (Classical CAN) interface		-	-	1	1	1
Controller Area Network (CAN-FD) interface		1	1	1	-	-
DSP Trace		-	-	Yes	Yes	-
PWM		Yes	Yes	Yes	Yes	-
DMM Interface		-	-	Yes	Yes	-
Hardware In Loop (HIL/DMM)		-	-	Yes	Yes	-
GPADC		Yes	Yes	Yes	Yes	Yes
ADC Raw Data Capture		RDIF	RDIF	LVDS	LVDS	LVDS
UART		2	2	2	2	2
1-V bypass mode		N/A	N/A	Yes	Yes	Yes
JTAG		Yes	Yes	Yes	Yes	Yes
Per Chirp configurable TX phase shifter		BPM Only	BPM Only	Yes ⁽³⁾	Yes ⁽³⁾	BPM only
Product status	Product Preview (PP), Advance Information (AI), or Production Data (PD)	PD ⁽⁴⁾	PD ⁽⁴⁾	PD ⁽⁴⁾	PD ⁽⁴⁾	PD ⁽⁴⁾

- (1) 3 Tx Simultaneous operation is supported only with 1-V LDO bypass and PA LDO disable mode. In this mode, the 1-V supply needs to be fed on the V_{OUT} PA pin.
- (2) Device security features including Secure Boot and Customer Programmable Keys are available in select devices for only select part variants as indicated by the Device Type identifier in Section 3, Device Information table.

- (3) 6 bits linear Phase Shifter.
- (4) PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty.
- (5) As the certification can get secured at different times and post certificate the target will be updated to “compliant” from “compliance targeted” only in related data sheets, please refer to the respective data sheets for most recent compliance status.

5.1 Related Products

For information about other devices in this family of products or related products see the links that follow.

mmWave sensors TI's mmWave sensors rapidly and accurately sense range, angle and velocity with less power using the smallest footprint mmWave sensor portfolio for Industrial applications.


mmWave IWR The Texas Instruments IWRxxxx family of mmWave Sensors are highly integrated and built on RFCMOS technology operating in 76- to 81-GHz frequency band. The devices have a closed-loop PLL for precise and linear chirp synthesis. The devices have a very small-form factor, low power consumption, and are highly accurate. Industrial applications from short to ultra short range can be realized using these devices.

Companion products for IWRL1432 Review products that are similar to this product.

Reference designs for IWRL1432 The IWRL1432 TI Designs Reference Design Library is a robust reference design library spanning analog, embedded processor and connectivity. Created by TI experts to help you jump-start your system design, all TI Designs include schematic or block diagrams, BOMs, and design files to speed your time to market. Search and download designs at ti.com/tidesigns.

6 Terminal Configurations and Functions

6.1 Pin Diagrams



Not to scale

Figure 6-1. BGA Pin Diagram (Top View)

6.2 Signal Descriptions

Note

All digital IO pins of the device (except NRESET) are non-failsafe; hence, care needs to be taken that they are not driven externally without the VIO supply being present to the device.

Table 6-1. Analog Signal Descriptions

SIGNAL NAME	PIN TYPE	DESCRIPTION	BGA PIN
CLKM	A	XTAL CLKM pin	B1
CLKP	A	XTAL CLKP pin	D1
GPADC1	A	GPADC input 1	M6
GPADC2	A	GPADC input 2	L6
NRESET	A	NRESET input	L10
OSC_CLK_OUT	A	Oscillator Clock output	A7
RX1	A	RX channel 1	K1
RX2	A	RX channel 2	H1
RX3	A	RX channel 3	F1
TX1	A	TX channel 1	A3
TX2	A	TX channel 2	A5
VBGAP	A	BandGap reference pin	H5

Table 6-2. CAN Signal Descriptions

SIGNAL NAME	PIN TYPE	DESCRIPTION	BGA PIN
CAN_FD_RX	I	CAN Receive Data	J11
CAN_FD_TX	O	CAN Transmit Data	L12

Table 6-3. Clock Signal Descriptions

SIGNAL NAME	PIN TYPE	DESCRIPTION	BGA PIN
MCU_CLKOUT	O	MCU clock output	K11, M10
PMIC_CLKOUT	O	PMIC clock output	H11
RTC_CLK_IN	I	RTC clock input	B8, E12, H10, K11, L11

Table 6-4. EPWM Signal Descriptions

SIGNAL NAME	PIN TYPE	DESCRIPTION	BGA PIN
EPWMA	O	EPWM Output A	C11, D11, G11, L11
EPWMB	O	EPWM Output B	B12, C12, D10, J10
EPWM_SYNC_IN	I	EPWM Sync Input	E10, E12, J10
EPWM_SYNC_OUT	O	EPWM Sync output	E12

Table 6-5. GPIO Signal Descriptions

SIGNAL NAME	PIN TYPE	DESCRIPTION	BGA PIN
GPIO_0	IO	General Purpose Input/Output	B12
GPIO_1	IO	General Purpose Input/Output	C11
GPIO_2	IO	General Purpose Input/Output	H10
GPIO_3	IO	General Purpose Input/Output	J11
GPIO_4	IO	General Purpose Input/Output	K11
GPIO_5	IO	General Purpose Input/Output	J10

Table 6-5. GPIO Signal Descriptions (continued)

SIGNAL NAME	PIN TYPE	DESCRIPTION	BGA PIN
GPIO_6	IO	General Purpose Input/Output	L11
GPIO_7	IO	General Purpose Input/Output	M10

Table 6-6. I2C Signal Descriptions

SIGNAL NAME	PIN TYPE	DESCRIPTION	BGA PIN
I2C_SCL	IO	I2C Clock	B10, D10, E10, L12, M10
I2C_SDA	IO	I2C Data	B9, D11, F11, H10, J11

Table 6-7. JTAG Signal Descriptions

SIGNAL NAME	PIN TYPE	DESCRIPTION	BGA PIN
TCK	I	JTAG Test Clock Input	C12
TDI	I	JTAG Test Data Input	G11
TDO	O	JTAG Test Data Output	E11
TMS	I	JTAG Test Mode Select Input	E12

Table 6-8. MDO Signal Descriptions

SIGNAL NAME	PIN TYPE	DESCRIPTION	BGA PIN
MDO_CLK	O	MDO Clock	A11, D10, L11
MDO_D0	O	MDO data 0	B11, C12, H10
MDO_D1	O	MDO data 1	B10, B12, E10, J11
MDO_D2	O	MDO data 2	B9, C11, F11, L12
MDO_D3	O	MDO data 3	B8, D11, J10, K11, M10
MDO_FRM_CLK	O	MDO Frame Clock	A10, E11, H11, M10

Table 6-9. Power Supply Signal Descriptions

SIGNAL NAME	PIN TYPE	DESCRIPTION	BGA PIN
VDD	PWR	1.2V Core supply	C9, G7, G8, G9, H8, K7
VDDA_10RF	PWR	1.0V RF Supply	L3, M3
VDDA_12RF	PWR	1.2V RF Supply	L4, M4
VDDA_18BB	PWR	1.8V analog supply	L5, M5
VDDA_18VCO	PWR	1.8V analog supply	F3
VDD_SRAM	PWR	1.2V SRAM supply	M7
VIN_18PM	PWR	1.8V core supply	J5
VIOIN	PWR	1.8V analog supply	G12, M11
VIOIN_18	PWR	1.8V analog supply	C8, K12, L8, M8
VIOIN_18CLK	PWR	1.8V analog supply	C6
VNWA	PWR	1.2V VNWA supply	L9
VOUT_14APLL	PWR	1.4V analog supply	G5
VOUT_14SYNTH	PWR	1.4V analog supply	D3
VPP	PWR	1.8V VPP supply	A8
VSS	GND	Ground	A12, B7, E6, E7, E8, E9, F6, F7, F8, F9, H12, K9, M12

Table 6-9. Power Supply Signal Descriptions (continued)

SIGNAL NAME	PIN TYPE	DESCRIPTION	BGA PIN
VSSA	GND	Ground	A1, A2, A4, A6, B2, B3, B4, B5, B6, C1, C2, D2, E1, E2, F2, F5, G1, G2, H2, J1, J2, K2, L1, L2, M1, M2
VSSA_PM	GND	Ground	E5

Table 6-10. QSPI Signal Descriptions

SIGNAL NAME	PIN TYPE	DESCRIPTION	BGA PIN
QSPI[0]	IO	QSPI Data bit 0	B11
QSPI[1]	I	QSPI Data bit 1	B8
QSPI[2]	I	QSPI Data bit 2	B10
QSPI[3]	I	QSPI Data bit 3	B9
QSPI_CLK	IO	QSPI Clock	A11
QSPI_CS	O	QSPI Chip Select	A10

Table 6-11. RS232 Signal Descriptions

SIGNAL NAME	PIN TYPE	DESCRIPTION	BGA PIN
RS232_RX	I	RS232 Receive Data	F11
RS232_TX	O	RS232 Transmit Data	E10

Table 6-12. SPIA Signal Descriptions

SIGNAL NAME	PIN TYPE	DESCRIPTION	BGA PIN
SPIA_CLK	IO	SPIA Clock	D10
SPIA_CS0_N	IO	SPIA Chip Select 0	D11
SPIA_CS1_N	IO	SPIA Chip Select 1	E12, H10, H11
SPIA_MISO	IO	SPIA MISO	C11
SPIA_MOSI	IO	SPIA MOSI	B12

Table 6-13. SPIB Signal Descriptions

SIGNAL NAME	PIN TYPE	DESCRIPTION	BGA PIN
SPIB_CLK	IO	SPIB Clock	A11, D10, E12, L11
SPIB_CS0_N	IO	SPIB Chip Select 0	A10, D11, G11, K11
SPIB_CS1_N	IO	SPIB Chip Select 1	C12, E10
SPIB_MISO	IO	SPIB MISO	B8, C11, E12, F11, M10
SPIB_MOSI	IO	SPIB MOSI	B11, B12, C12, L12

Table 6-14. System Signal Descriptions

SIGNAL NAME	PIN TYPE	DESCRIPTION	BGA PIN
HOST_CLK_REQ	O	Host clock request output	M10
NERROR_OUT	O	NERROR output signal	K11
SYNC_IN	I	Sync input	B9, E12, J10, J11, K11
WARM_RESET_OUT	O	Warm reset output	E12, H10

Table 6-14. System Signal Descriptions (continued)

SIGNAL NAME	PIN TYPE	DESCRIPTION	BGA PIN
WU_REQIN	I	Wakeup Request input	B10, H10, K11, L11, L12, M10

Table 6-15. UARTA Signal Descriptions

SIGNAL NAME	PIN TYPE	DESCRIPTION	BGA PIN
UARTA_RTS	O	UARTA RTS output	L11
UARTA_RX	I	UARTA Receive Data	J11
UARTA_TX	O	UARTA Transmit Data	L12

Table 6-16. UARTB Signal Descriptions

SIGNAL NAME	PIN TYPE	DESCRIPTION	BGA PIN
UARTB_RX	I	UARTB Receive Data	F11, J11
UARTB_TX	O	UARTB Transmit Data	E10, L12

Table 6-17. Pin Muxing Table

BALL NUMBER ⁽¹⁾	BALL NAME ⁽²⁾	SIGNAL NAME ⁽³⁾	PIN CNTL REGISTER ⁽⁴⁾	PIN CNTL REGISTER ADDRESS ^{(5) (11)}	MODE ⁽⁶⁾	TYPE ⁽⁷⁾	BALL STATE DURING RESET ⁽⁹⁾	BALL STATE AFTER RESET ⁽¹⁰⁾	PULL UP/DOWN TYPE ⁽⁸⁾
H10	GPIO_2	GPIO_2	PADAL_CF G_REG	0x5A00 002C	0	IO	Off / Off / Off	Off / Off / Off	PU/PD
		LIN_RX			1	I			
		WARM_RESET_OUT			2	O			
		I2C_SDA			3	IO			
		SPIA_CS1_N			4	IO			
		WU_REQIN			5	I			
		RTC_CLK_IN			6	I			
		MDO_D0			7	O			
J10	GPIO_5	GPIO_5	PADAV_CF G_REG	0x5A00 0054	0	IO	Off / Off / Off	Off / Off / Off	PU/PD
		SYNC_IN			1	I			
		LIN_RX			2	I			
		EPWMB			3	O			
		EPWM_SYNC_IN			4	I			
		MDO_D3			5	O			
M10	HOST_CLK_REQ	HOST_CLK_REQ	PADAX_CF G_REG	0x5A00 005C	0	O	Off / Off / Off	Off / SS / Off	PU/PD
		GPIO_7			1	IO			
		MCU_CLKOUT			2	O			
		LIN_TX			3	O			
		WU_REQIN			4	I			
		SPIB_MISO			5	IO			
		I2C_SCL			6	IO			
		MDO_D3			8	O			
		MDO_FRM_CLK			9	O			
K11	NERROR_OUT	NERROR_OUT	PADAU_C FG_REG	0x5A00 0050	0	O	Off / Off / Off	Off / Off / Off	PU/PD
		GPIO_4			1	IO			
		SYNC_IN			2	I			
		SPIB_CS0_N			3	IO			
		WU_REQIN			4	I			
		RTC_CLK_IN			5	I			
		MCU_CLKOUT			6	O			
		MDO_D3			7	O			
H11	PMIC_CLKOUT	SOP[1]	PADAK_CF G_REG	0x5A00 0028	During Power-up	I	Off / Off / Off	Off / Off / Off	PU/PD
		PMIC_CLKOUT			0	O			
		LIN_TX			1	O			
		SPIA_CS1_N			2	IO			
		MDO_FRM_CLK			3	O			
B11	QSPI[0]	QSPI[0]	PADAC_C FG_REG	0x5A00 0008	0	IO	Off / Off / Off	Off / Off / Off	PU/PD
		SPIB_MOSI			1	IO			
		MDO_D0			2	O			
B8	QSPI[1]	QSPI[1]	PADAD_C FG_REG	0x5A00 000C	0	I	Off / Off / Off	Off / Off / Off	PU/PD
		SPIB_MISO			1	IO			
		RTC_CLK_IN			2	I			
		MDO_D3			3	O			
B10	QSPI[2]	QSPI[2]	PADAE_CF G_REG	0x5A00 0010	0	I	Off / Off / Off	Off / Off / Off	PU/PD
		I2C_SCL			1	IO			
		WU_REQIN			2	I			
		MDO_D1			3	O			
B9	QSPI[3]	QSPI[3]	PADAF_CF G_REG	0x5A00 0014	0	I	Off / Off / Off	Off / Off / Off	PU/PD
		I2C_SDA			1	IO			
		SYNC_IN			2	I			
		MDO_D2			3	O			

Table 6-17. Pin Muxing Table (continued)

BALL NUMBER ⁽¹⁾	BALL NAME ⁽²⁾	SIGNAL NAME ⁽³⁾	PIN CNTL REGISTER (4)	PIN CNTL REGISTER ADDRESS (5) (11)	MODE ⁽⁶⁾	TYPE ⁽⁷⁾	BALL STATE DURING RESET ⁽⁹⁾	BALL STATE AFTER RESET ⁽¹⁰⁾	PULL UP/ DOWN TYPE ⁽⁸⁾
A11	QSPI_CLK	QSPI_CLK	PADAA_CF G_REG	0x5A00 0000	0	IO	Off / Off / Off	Off / Off / Off	PU/PD
		SPIB_CLK			1	IO			
		MDO_CLK			2	O			
A10	QSPI_CS	QSPI_CS	PADAB_CF G_REG	0x5A00 0004	0	O	Off / Off / Off	Off / Off / Off	PU/PD
		SPIB_CS0_N			1	IO			
		MDO_FRM_CLK			2	O			
F11	RS232_RX	RS232_RX	PADAP_CF G_REG	0x5A00 003C	0	I	Off / Off / Up	On / Off / Up	PU/PD
		I2C_SDA			1	IO			
		UARTB_RX			2	I			
		LIN_RX			3	I			
		MDO_D2			4	O			
		SPIB_MISO			5	IO			
E10	RS232_TX	RS232_TX	PADA0_C FG_REG	0x5A00 0038	0	O	Off / Off / Off	Off / SS / Off	PU/PD
		I2C_SCL			1	IO			
		UARTB_TX			2	O			
		LIN_TX			3	O			
		EPWM_SYNC_IN			4	I			
		MDO_D1			5	O			
		SPIB_CS1_N			6	IO			
D10	SPIA_CLK	SPIA_CLK	PADAG_C FG_REG	0x5A00 0018	0	IO	Off / Off / Off	Off / Off / Off	PU/PD
		EPWMB			1	O			
		I2C_SCL			2	IO			
		SPIB_CLK			3	IO			
		MDO_CLK			4	O			
D11	SPIA_CS0_N	SPIA_CS0_N	PADAH_C FG_REG	0x5A00 001C	0	IO	Off / Off / Off	Off / Off / Off	PU/PD
		EPWMA			1	O			
		I2C_SDA			2	IO			
		SPIB_CS0_N			3	IO			
		MDO_D3			4	O			
C11	SPIA_MISO	SPIA_MISO	PADAJ_CF G_REG	0x5A00 0024	0	IO	Off / Off / Off	Off / Off / Off	PU/PD
		GPIO_1			1	IO			
		EPWMA			2	O			
		SPIB_MISO			3	IO			
		MDO_D2			4	O			
B12	SPIA_MOSI	SPIA_MOSI	PADAI_CF G_REG	0x5A00 0020	0	IO	Off / Off / Off	Off / Off / Off	PU/PD
		GPIO_0			1	IO			
		EPWMB			2	O			
		SPIB_MOSI			3	IO			
		MDO_D1			4	O			
C12	TCK	TCK	PADAT_CF G_REG	0x5A00 004C	0	I	Off / Off / Down	On / Off / Down	PU/PD
		EPWMB			1	O			
		SPIB_CS1_N			2	IO			
		SPIB_MOSI			3	IO			
		MDO_D0			4	O			
G11	TDI	TDI	PADAR_C FG_REG	0x5A00 0044	0	I	Off / Off / Down	On / Off / Down	PU/PD
		EPWMA			1	O			
		SPIB_CS0_N			2	IO			
E11	TDO	SOP[0]	PADAS_CF G_REG	0x5A00 0048	During Power-up	I	Off / Off / Off	Off / SS / Off	PU/PD
		TDO			0	O			
		MDO_FRM_CLK			1	O			

Table 6-17. Pin Muxing Table (continued)

BALL NUMBER ⁽¹⁾	BALL NAME ⁽²⁾	SIGNAL NAME ⁽³⁾	PIN CNTL REGISTER ⁽⁴⁾	PIN CNTL REGISTER ADDRESS ^{(5) (11)}	MODE ⁽⁶⁾	TYPE ⁽⁷⁾	BALL STATE DURING RESET ⁽⁹⁾	BALL STATE AFTER RESET ⁽¹⁰⁾	PULL UP/DOWN TYPE ⁽⁸⁾
E12	TMS	TMS	PADAQ_C FG_REG	0x5A00 0040	0	I	Off / Off / Up	On / Off / Up	PU/PD
		WARM_RESET_OUT			1	O			
		SPIA_CS1_N			2	IO			
		SYNC_IN			3	I			
		SPIB_MISO			4	IO			
		SPIB_CLK			5	IO			
		RTC_CLK_IN			6	I			
		EPWM_SYNC_IN			7	I			
		EPWM_SYNC_OUT			8	O			
L11	UARTA_RTS	UARTA_RTS	PADAW_C FG_REG	0x5A00 0058	0	O	Off / Off / Off	Off / Off / Off	PU/PD
		GPIO_6			1	IO			
		LIN_TX			2	O			
		SPIB_CLK			3	IO			
		WU_REQIN			4	I			
		EPWMA			5	O			
		RTC_CLK_IN			6	I			
		MDO_CLK			7	O			
J11	UARTA_RX	UARTA_RX	PADAM_C FG_REG	0x5A00 0030	0	I	Off / Off / Off	Off / Off / Off	PU/PD
		GPIO_3			1	IO			
		LIN_RX			2	I			
		CAN_FD_RX			3	I			
		SYNC_IN			4	I			
		UARTB_RX			5	I			
		I2C_SDA			6	IO			
		MDO_D1			7	O			
L12	UARTA_TX	UARTA_TX	PADAN_C FG_REG	0x5A00 0034	0	O	Off / Off / Off	Off / Off / Off	PU/PD
		LIN_TX			1	O			
		CAN_FD_TX			2	O			
		SPIB_MOSI			3	IO			
		WU_REQIN			4	I			
		UARTB_TX			5	O			
		I2C_SCL			6	IO			
		MDO_D2			7	O			

- (1) **BALL NUMBER:** Ball numbers on the bottom side associated with each signal on the bottom.
- (2) **BALL NAME:** Mechanical name from package device (name is taken from muxmode 0).
- (3) **SIGNAL NAME:** Names of signals multiplexed on each ball (also notice that the name of the ball is the signal name in muxmode 0).
- (4) **PINCNTL_REGISTER:** APPSS Register name for PinMux Control
- (5) **PINCNTL ADDRESS:** APPSS Address for PinMux Control
- (6) **MODE:** Multiplexing mode number: value written to PinMux Cntl register to select specific Signal name for this Ball number. Mode column has bit range value.
- (7) **TYPE:** Signal type and direction:
- I = Input
 - O = Output
 - IO = Input or Output
- (8) **PULL UP/DOWN TYPE:** indicates the presence of an internal pullup or pulldown resistor. Pullup and pulldown resistors can be enabled or disabled via software.
- Pull Up: Internal pullup
 - Pull Down: Internal pulldown
 - An empty box means No pull.
- (9) **BALL STATE DURING RST:** State of Ball during reset in the format of RX/TX/Pull Status
- RX (Input buffer)
 - Off: The input buffer is **disabled**.
 - On: The input buffer is **enabled**.

- TX (Output buffer)
 - Off: The output buffer is **disabled**.
 - Low: The output buffer is **enabled** and drives V_{OL} .
 - Pull Status (Internal pull resistors)
 - Off: Internal pull resistors are turned **off**.
 - Up: Internal **pull-up** resistor is turned on.
 - Down: Internal **pull-down** resistor is turned on.
 - NA: No internal pull resistor.
 - An empty box, or "-" means Not Applicable.
- (10) **BALL STATE AFTER RST:** State of Ball after reset in the format of RX/TX/Pull Status
- RX (Input buffer)
 - Off: The input buffer is **disabled**.
 - On: The input buffer is **enabled**.
 - TX (Output buffer)
 - Off: The output buffer is **disabled**.
 - SS: The subsystem selected with MUXMODE determines the output buffer state.
 - Pull status (Internal pull resistors)
 - Off: Internal pull resistors are turned **off**.
 - Up: Internal **pull-up resistor** is turned on.
 - Down: Internal **pull-down resistor** is turned on.
 - NA: No internal pull resistor.
 - An empty box, NA, or "-" means Not Applicable.
- (11) Pin Mux Control Value maps to lower 4 bits of register.

7 Specifications

7.1 Absolute Maximum Ratings

PARAMETERS ^{(1) (2)}		MIN	MAX	UNIT
VDD	1.2V digital power supply	−0.5	1.4	V
VIOIN	I/O supply (3.3V or 1.8V): All CMOS I/Os operate on the same VIOIN voltage level	−0.5	3.8	V
VIOIN_18	1.8V supply for CMOS IO	−0.5	2	V
VIOIN_18CLK	1.8V supply for clock module	−0.5	2	V
VDDA_18BB	1.8V Analog baseband power supply	−0.5	2	V
VDDA_18VCO supply	1.8V RF VCO supply	−0.5	2	V
VPP	Voltage supply for fuse chain	−0.5	2	V
RX1-3	Externally applied power on RF inputs		10	dBm
TX1-2	Externally applied power on RF outputs ⁽³⁾		10	dBm
Input and output voltage range	Dual-voltage LVCMOS inputs, 3.3V or 1.8V (Steady State)	−0.3V	VIOIN + 0.3	V
	Dual-voltage LVCMOS inputs, operated at 3.3V/1.8V (Transient Overshoot/Undershoot) or external oscillator input	VIOIN + 20% up to 20% of signal period		
CLKP, CLKM	Input ports for reference crystal	−0.5	2	V
Clamp current	Input or Output Voltages 0.3V above or below their respective power rails. Limit clamp current that flows through the internal diode protection cells of the I/O.	−20	20	mA
T _J	Operating junction temperature range	−40	105	°C
T _{STG}	Storage temperature range after soldered onto PC board	−55	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values are with respect to V_{SS}, unless otherwise noted.
- (3) This value is for an externally applied signal level on the TX. Additionally, a reflection coefficient up to Gamma = 1 can be applied on the TX output.

7.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	All Pins	±2000
		Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 ⁽²⁾	All Pins	±500
			Corner Pins	±750

- (1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process
- (2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process

7.3 Power-On Hours (POH)

JUNCTION TEMPERATURE (T _J) ⁽¹⁾	OPERATING CONDITION	NOMINAL CVDD VOLTAGE (V)	POWER-ON HOURS [POH] (HOURS)
105°C T _J	50% RF duty cycle	1.2	100,000

- (1) This information is provided solely for your convenience and does not extend or modify the warranty provided under TI's standard terms and conditions for TI semiconductor products.

7.4 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
VDD	1.2 V digital power supply	1.14	1.2	1.26	V
VIOIN	I/O supply (3.3 V or 1.8 V): All CMOS I/Os would operate on this supply.	3.135	3.3	3.465	V
		1.71	1.8	1.89	
VIOIN_18	1.8 V supply for CMOS IO	1.71	1.8	1.89	V
VIOIN_18CLK	1.8 V supply for clock module	1.71	1.8	1.89	V
VDDA_18BB	1.8-V Analog baseband power supply	1.71	1.8	1.89	V
VDDA_18VCO	1.8V RF VCO supply	1.71	1.8	1.89	V
V _{IH}	Voltage Input High (1.8 V mode)	1.17			V
	Voltage Input High (3.3 V mode)	2.25			
V _{IL}	Voltage Input Low (1.8 V mode)			0.3*VIOIN	V
	Voltage Input Low (3.3 V mode)			0.62	
V _{OH}	High-level output threshold (I _{OH} = 6 mA)	VIOIN – 450			mV
V _{OL}	Low-level output threshold (I _{OL} = 6 mA)			450	mV
NRESET SOP[1:0]	V _{IL} (1.8V Mode)			0.2	V
	V _{IH} (1.8V Mode)	0.96			
	V _{IL} (3.3V Mode)			0.3	
	V _{IH} (3.3V Mode)	1.57			

7.5 VPP Specifications for One-Time Programmable (OTP) eFuses

This section specifies the operating conditions required for programming the OTP eFuses and is applicable only for authenticated boot devices. During the process of writing the customer specific keys or other fields like software version etc. in the efuse, the user needs to provide the VPP supply.

7.5.1 Recommended Operating Conditions for OTP eFuse Programming

PARAMETER	DESCRIPTION	MIN	NOM	MAX	UNIT
VPP	Supply voltage range for the eFuse ROM domain during normal operation		NC ⁽²⁾		
	Supply voltage range for the eFuse ROM domain during OTP programming ⁽¹⁾	1.65	1.7	1.75	V
Duration of VPP Supply	If VPP voltage is supplied for more than recommended Hours, it can cause reliability issue			24	Hours
I(VPP)				50	mA

(1) During normal operation, no voltage should be applied to VPP. This can be typically achieved by disabling the external regulator attached to the VPP terminal.

(2) NC: No Connect

Note

Power up sequence: VPP must be ramped up at the end i.e after all other rails ramp up is done

7.5.2 Hardware Requirements

The following hardware requirements must be met when programming keys in the OTP eFuses:

- The VPP power supply must be disabled when not programming OTP registers.

7.5.3 Impact to Your Hardware Warranty

You recognize and accept at your own risk that your use of eFuse permanently alters the TI device. You acknowledge that eFuse can fail due to incorrect operating conditions or programming sequence. Such a failure may render the TI device inoperable and TI will be unable to confirm the TI device conformed to TI device specifications prior to the attempted eFuse. CONSEQUENTLY, in these cases of faulty EFUSE programmability, TI WILL HAVE NO LIABILITY.

7.6 Power Supply Specifications

7.6.1 Power Optimized 3.3V I/O Topology

[Table 7-1](#) describes the power rails from an external power supply block to the device via a 3.3V I/O topology.

Table 7-1. Power Supply Rails Characteristics: Power Optimized 3.3V I/O Topology

SUPPLY	DEVICE BLOCKS POWERED FROM THE SUPPLY	RELEVANT IOs IN THE DEVICE
3.3 V	Digital I/Os	Input: VIOIN
1.8 V	Synthesizer and APLL VCOs, crystal oscillator, IF Amplifier stages, ADC	Input: VDDA_18VCO, VIOIN_18CLK, VDDA_18BB, VIOIN_18, VIN_18PM LDO Output: VOUT_14SYNTH, VOUT_14APLL
1.2 V	Core Digital and SRAMs, RF	Input: VDD, VNWA, VDD_SRAM, VDDA_12RF LDO Output: VDDA_10RF

7.6.2 BOM Optimized 3.3V I/O Topology

[Table 7-2](#) describes the power rails from an external power supply block to the device via a BOM Optimized 3.3V I/O Topology.

Table 7-2. Power Supply Rails Characteristics: BOM Optimized 3.3V I/O Topology

SUPPLY	DEVICE BLOCKS POWERED FROM THE SUPPLY	RELEVANT IOs IN THE DEVICE
3.3V	Digital I/Os	Input: VIOIN
1.8V	Synthesizer and APLL VCOs, crystal oscillator, IF Amplifier stages, ADC	Input: VDDA_18VCO, VIOIN_18CLK, VDDA_18BB, VIOIN_18, VIN_18PM LDO Output: VOUT_14SYNTH, VDDA_10RF, VDD_SRAM, VNWA, VOUT_14APLL, VDDA_12RF, VDD

7.6.3 Power Optimized 1.8V I/O Topology

[Table 7-3](#) describes the power rails from an external power supply block to the device via a power optimized 1.8V I/O topology.

Table 7-3. Power Supply Rails Characteristics: Power Optimized 1.8V I/O Topology

SUPPLY	DEVICE BLOCKS POWERED FROM THE SUPPLY	RELEVANT IOs IN THE DEVICE
1.8 V	Synthesizer and APLL VCOs, crystal oscillator, IF Amplifier stages, ADC	Input: VIOIN, VIN_18PM, VDDA_18VCO, VIOIN_18CLK, VDDA_18BB, VIOIN_18 LDO Output: VOUT_14SYNTH, VOUT_14APLL
1.2 V	Core Digital and SRAMs, RF, VNWA	Input: VDD, VDD_SRAM, VNWA, VDDA_12RF LDO Output: VDDA_10RF

7.6.4 BOM Optimized 1.8V I/O Topology

[Table 7-4](#) describes the power rails from an external power supply block to the device via a BOM optimized 1.8V I/O topology.

Table 7-4. Power Supply Rails Characteristics: BOM Optimized 1.8V I/O Topology

SUPPLY	DEVICE BLOCKS POWERED FROM THE SUPPLY	RELEVANT IOs IN THE DEVICE
1.8 V	Synthesizer and APLL VCOs, crystal oscillator, IF Amplifier stages, ADC, Digital I/Os	Input: VIOIN, VDDA_18VCO, VIOIN_18CLK, VIOIN_18, VDDA_18BB, VIN_18PM, VDDA_18VCO LDO Output: VDD, VDD_SRAM, VNWA, VDDA_10RF, VDDA_12RF, VOUT_14APLL, VOUT_14SYNTH

7.6.5 System Topologies

The following the system topologies are supported.

- Topology 1: Autonomous mode, with ability to wake-up external MCU
- Topology 2: Peripheral mode, under control of external MCU




Figure 7-1. System Topologies

In Topology 1: Autonomous mode, the IWRL1432 can be used as full sensor along with M4F application processor. In this case the internal application processor does all the processing and interrupts the host processor to communicate to take action based on the sensor data. Most of the processing happens on the *internal* MCU of the IWRL1432 chip and only high level desired results are communicated to external host. In this topology MIPS, processing capability on the external MCU is relaxed and very low cost and low power MCU can be used.

In Topology 2: Peripheral mode, the IWRL1432 is controlled by *external* MCU and most of the processing is done on external MCU. In this case computational and power requirements are higher and the external MCU stays active most of the time.

7.6.5.1 Power Topologies

The device supports two unique power topologies for BOM optimized and Power Optimized modes. Above tables summarizes these options. Based on whether the 1.2V rail is generated internally or is provided from external source, two power topologies comes into account.

In BOM optimized mode the device can be powered up using one rail (1.8V) or two rails (3.3V and a 1.8V) provided externally. The 1.2V rail is internally generated in BOM optimized topology.

In power optimized mode, the device can either be powered using two rails (1.8V and 1.2V) or with three rails (3.3V, 1.8V and 1.2V), all provided externally. The 1.2V rail is NOT internally generated in Power optimized topology. The device senses the external 1.2V supply and decides which topology the device will operate on.

7.6.5.1.1 BOM Optimized Mode

In this mode the device can be powered using one 1.8V regulator OR using a 3.3V and a 1.8V regulator mode. The choice of one rail vs two rails is dependent on the IO voltages needed.




Figure 7-2. BOM Optimized Mode Power Management (Left: 1.8V I/O Topology, Right: 3.3V I/O Topology)

7.6.5.1.2 Power Optimized Mode

This mode is for applications needing ultra-low power applications. The device can either be powered using two rails (1.8 V and 1.2 V) or with three rails (3.3 V, 1.8 V and 1.2 V).




Figure 7-3. Power Optimized Mode Power Management (Left: 1.8V I/O Topology, Right: 3.3V I/O Topology)

7.6.6 Internal LDO output decoupling capacitor and layout conditions for BOM optimized topology

This section depicts the recommended values of de-coupling capacitors and range of allowable parasitic inductance and resistance in particular sections of the output path for the internal LDOs. Like all low dropout regulators, the internal LDO requires an output capacitor connected between OUTPUT and GND to stabilize the internal control loop. We recommended to use X7R type capacitors which has a lower variation across temperature. The minimum and maximum values of the capacitor captured in below table. The table includes variation of a given capacitor due to DC bias, tolerance and temperature variation.

Note

1. If the parasitic values are not kept within the specified range, performance of the device can degrade.
2. Typical values of de-coupling capacitors are recommended to use. Any capacitance value taken near the edge of the range can degrade the performance. The working range of the chosen capacitor can not exceed the specified range.

7.6.6.1 Single-capacitor rail




Figure 7-4. Parasitic offered by different portion of the output path (for one capacitor)

1.2V Digital LDO requires one decoupling capacitor with a typical value of 4.7uF. The parasitic offered by different portion of the output path is illustrated in Figure 7-4. “RT1” and “RT2” are parasitic resistances offered by the ball to capacitor lead trace and the ground trace respectively. Similarly, “LT1” and “LT2” are parasitic inductances offered by the ball to capacitor lead trace and the ground trace respectively. “ESL1” and “ESR1” are the effective series inductance and resistance of the decoupling capacitor. Section 7.6.6.1.1 gives the minimum, maximum and typical values of the capacitance and the parasitic.

7.6.6.1.1 1.2V Digital LDO

Ball name: VDD

Table 7-5. 1.2V Dig LDO Output

	Min	Typ	Max	Unit
Recommended value(s) of C	3.6	4.7	5.2	uF
Allowed output parasitic inductance L_p ⁽¹⁾	1	1.5	2	nH
Allowed output parasitic resistance R_p ⁽²⁾	15	20	35	mOhm

(1) $L_p = LT1 + ESL1 + LT2$

(2) $R_p = RT1 + ESR1 + RT2$

7.6.6.2 Two-capacitor rail

1.2V RF LDO, 1.2V SRAM LDO and 1.0V RF LDO require two decoupling capacitors with typical values of 10uF and 2.2uF.




Figure 7-5. Parasitic offered by different portion of the output path for two capacitors

The parasitic offered by different portion of the output path is illustrated in [Figure 7-5](#). As shown in figure, the output path can be divided into four portions:

Ball to first capacitor: “RT1” and “LT1” are the parasitic resistance and inductance offered by the ball to the first capacitor lead.

Along the first capacitor: “ESL1” and “ESR1” are the effective series inductance and resistance of the first decoupling capacitor. “RT2” and “LT2” are the ground trace resistance and inductance respectively of the first capacitor ground trace.

First capacitor lead to second capacitor lead: “RTC2C” and “LTC2C” are the resistance and inductance of the trace between two capacitors.

Along the second capacitor: “ESL2” and “ESR2” are the effective series inductance and resistance of the second decoupling capacitor. “RT3” and “LT3” are the ground trace resistance and inductance respectively of the second capacitor ground trace.

Note

Both the capacitors are recommended to be placed close to the respective ball.

7.6.6.2.1 1.2V RF LDO

Ball name: VDPA_12RF

Table 7-6. 1.2V RF LDO Output

		Min	Typ	Max	Unit
Recommended value(s) of C	C1	4.9	10.0	11.0	uF
	C2	1.3	2.2	2.4	uF
Allowed output parasitic inductance	Ball to 1 st Capacitor lead (LT1)	0.3		0.6	nH
	Along 1 st Capacitor (ESL1 + LT2)	0.4		0.7	
	Between two Capacitor leads (LTC2C)	0.1		0.3	
	Along the 2 nd Capacitor (ESL2 + LT3)	0.4		0.7	
Allowed output parasitic resistance	Ball to 1 st Capacitor lead (RT1)	1		5	mOhm
	Along 1 st Capacitor (ESR1 + RT2)	15		25	
	Between two Capacitor leads (RTC2C)	1		5	
	Along the 2 nd Capacitor (ESR2 + RT3)	15		25	

7.6.6.2.2 1.2V SRAM LDO

Ball name: VDD_SRAM

Table 7-7. 1.2V SRAM LDO Output

		Min	Typ	Max	Unit
Recommended value(s) of C	C1	4.9	10.0	11.0	uF
	C2	1.3	2.2	2.4	uF
Allowed output parasitic inductance	Ball to 1 st Capacitor lead (LT1)	0.5		1.0	nH
	Along 1 st Capacitor (ESL1 + LT2)	1.0		1.5	
	Between two Capacitor leads (LTC2C)	0.5		1.0	
	Along the 2 nd Capacitor (ESL2 + LT3)	1.0		1.5	
Allowed output parasitic resistance	Ball to 1 st Capacitor lead (RT1)			1	mOhm
	Along 1 st Capacitor (ESR1 + RT2)	15		35	
	Between two Capacitor leads (RTC2C)			1	
	Along the 2 nd Capacitor (ESR2 + RT3)	15		35	

7.6.6.2.3 1.0V RF LDO

Ball name: VDDA_10RF

Table 7-8. 1.0V RF LDO Output

		Min	Typ	Max	Unit
Recommended value(s) of C	C1	4.9	10.0	11.0	uF
	C2	1.3	2.2	2.4	uF
Allowed output parasitic inductance	Ball to 1 st Capacitor lead (LT1)	0.3	0.3	0.6	nH
	Along 1 st Capacitor (ESL1 + LT2)	0.3		1.0	
	Between two Capacitor leads (LTC2C)	0.1		0.3	
	Along the 2 nd Capacitor (ESL2 + LT3)	0.3		1.0	
Allowed output parasitic resistance	Ball to 1 st Capacitor lead (RT1)	1		5	mOhm
	Along 1 st Capacitor (ESR1 + RT2)	15		25	
	Between two Capacitor leads (RTC2C)	1		5	
	Along the 2 nd Capacitor (ESR2 + RT3)	15		25	

7.6.7 Noise and Ripple Specifications

The 1.8V power supply ripple specifications mentioned in [Table 7-9](#) are defined to meet a target spur level of –105 dBc (RF Pin = –15 dBm) at the RX. The spur and ripple levels have a dB-to-dB relationship, for example, a 1-dB increase in supply ripple leads to a ~1 dB increase in spur level. Values quoted are peak-peak levels for a sinusoidal input applied at the specified frequency. These values are being optimized and are subject to change.

Table 7-9. Noise and Ripple Specifications

FREQ (kHz)	NOISE SPECIFICATION		RIPPLE SPECIFICATION	
	1.8 V (uV/√Hz)	1.2V (uV/√Hz) ¹	1.8 V (mVpp)	1.2V (mVpp) ¹
10	6.057	44.987	0.035	1.996
100	2.677	26.801	0.760	2.233
200	2.388	28.393	0.955	3.116
500	0.757	9.559	0.504	1.152
1000	0.419	1.182	0.379	0.532
2000	0.179	1.256	0.153	0.561

Table 7-9. Noise and Ripple Specifications (continued)

FREQ (kHz)	NOISE SPECIFICATION		RIPPLE SPECIFICATION	
	1.8 V ($\mu\text{V}/\sqrt{\text{Hz}}$)	1.2V ($\mu\text{V}/\sqrt{\text{Hz}}$) ¹	1.8 V (mVpp)	1.2V (mVpp) ¹
5000	0.0798	0.667	0.079	0.297
10000	0.0178	0.104	0.017	0.046

1. 1.2V noise/ripple specification is only for power optimized supply configurations. For BOM optimized topology 1.2V noise/ripple specification is not applicable.

Note

Same 1.8V noise/ripple specification is applicable for the 1.8V supply in the BOM optimized topology

7.7 Power Save Modes

Table 7-10 lists the supported power states.

Table 7-10. Device Power States

Power State	Details
Active	Active Power State is when RF/chirping activity is ongoing
Processing	Processing Power State is when data is being processed RF turned off ⁽¹⁾
Idle	Idle Power State is during inter-frame/inter-burst/inter-chirp idle time
Deep Sleep	Lowest possible power state of the device where the contents of the device can be retained (Application Image, Chirp Profile etc) and device need not boot from scratch again. Device can enter this state after the frame processing is complete in order to save power significantly. Deep sleep exit can be through a number of external wakeup sources and internal timing maintenance.

(1) The power consumed here also includes the Hardware Accelerator Power Consumption.

7.7.1 Typical Power Consumption Numbers

Table 7-11 and Table 7-12 lists the typical power consumption for each power save modes in different power topologies and antenna configurations for a nominal device at 25C ambient temperature and nominal voltage conditions.

Table 7-13 and Table 7-14 lists the typical power consumption for two different use-cases.

Table 7-11. Estimated Power Consumed in 3.3V IO Mode

Power Mode		Power Consumption (mW)	
		Power Optimized Mode	BOM Optimized Mode
Active (2TX, 3RX)	Sampling: 12.5 Msps	1326	1802
Active (2TX, 2RX)	Start Freq = 77GHz	1185	1607
Active (1TX, 2RX)	BW = 2GHz	936	1235
Active (1TX, 1RX)	TX Back off = 0dB RX gain = 30dB	884	1163
Processing	Major motion SDK OOB chain is used for measurement	78	112
Idle (Frame Idle)	APPSS CM4 = 20MHz, FECSS, HWA powered off, SPI active	11.3	19.2
Deep sleep	Memory Retained = 114KB	0.66	0.67

Table 7-12. Estimated Power Consumed in 1.8V IO Mode

Power Mode		Power Consumption (mW)	
		Power Optimized Mode	BOM Optimized Mode
Active (2TX, 3RX)	Sampling: 12.5 Msps	1326	1802
Active (2TX, 2RX)	Start Freq = 77GHz	1185	1607
Active (1TX, 2RX)	BW = 2GHz	936	1235
Active (1TX, 1RX)	TX Back off = 0dB RX gain = 30dB	884	1163
Processing	Major motion SDK OOB chain is used for measurement	78	112
Idle (Frame Idle)	APPSS CM4 = 20MHz, FECSS, HWA powered off, SPI active	11	19
Deep sleep	Memory Retained = 114KB	0.48	0.48

Table 7-13. Use-Case Power Consumed in 3.3V Power Optimized Topology (Level Sensing Application)

Parameter		Condition	Typical power (mW)
Average Power Consumption (Presence Detection)	RF Front End Configuration : 1TX, 1RX 12.5Msps Sampling Rate Ramp End time = 45us Chirp Idle Time = 6us Chirp Slope = 75MHz/us Number of chirps per burst = 2 Burst Periodicity = 220us Number of bursts per frame = 1 Device configured to go to deep sleep state after active operation. Memory Retained in deep sleep = 114KB	1Hz Update Rate	1.02

Table 7-14. Use-Case Power Consumed in 3.3V Power Optimized Topology (Kick to Open Application)

Parameter		Condition	Typical power (mW)
Average Power Consumption (Presence Detection)	RF Front End Configuration : 1TX, 1RX 4.76Msps Sampling Rate Ramp End time = 34us Chirp Idle Time = 8us Chirp Slope = 102.98MHz/us Number of chirps per burst = 1 Burst Periodicity = 1500us Number of bursts per frame = 2 Device configured to go to deep sleep state after active operation. Memory Retained in deep sleep = 114KB	2Hz Update Rate	2.06

7.8 Peak Current Requirement per Voltage Rail

Table 7-15 provides the max split rail current numbers.

Table 7-15. Maximum Peak Current per Voltage Rail

Mode ⁽¹⁾	IO Voltage ⁽³⁾	Maximum Current (mA) ⁽²⁾		
		1.2V: total current drawn by all nodes driven by 1.2V rail	1.8V: total current drawn by all nodes driven by 1.8V rail	3.3V: total current drawn by all nodes driven by 3.3V rail
BOM Optimized	3.3V	NA	1425	90
BOM Optimized	1.8V	NA	1450	NA
Power Optimized	3.3V	1100	270	90

Table 7-15. Maximum Peak Current per Voltage Rail (continued)

Mode ⁽¹⁾	IO Voltage ⁽³⁾	Maximum Current (mA) ⁽²⁾		
Power Optimized	1.8V	1100	295	NA

- (1) Exercise full functionality of device, including 2TX, 3RX simultaneous operation, HWA, M4F and various host comm/interface peripherals active (CAN, I2C, GPADC), test across full temperature range
- (2) The specified current values are at typical supply voltage level.
- (3) The exact VIOIN current depends on the peripherals used and the frequency of operation.

7.9 RF Specification

Over recommended operating conditions (unless otherwise noted)

PARAMETER			MIN	TYP	MAX	UNIT
Receiver ⁽¹⁾	Noise figure	76 to 81 GHz		14		dB
	1-dB compression point (Out Of Band) ⁽²⁾			-10		dBm
	Maximum gain			40		dB
	Gain range			10		dB
	Gain step size			2		dB
	IF bandwidth ⁽³⁾				5	MHz
	ADC sampling rate (real)				12.5	Msp/s
	ADC resolution			12		Bits
	S11			-10		dB
Transmitter ⁽¹⁾	Output Power			11		dBm
	S11			-10		dB
Clock subsystem	Frequency range		76		81	GHz
	Ramp rate				400	MHz/μs
	Phase noise at 1-MHz offset	76 to 81 GHz		-89		dBc/Hz

- (1) The polarity of LO signal for TX2 is inverted with respect to TX1, hence the phase of the signal is expected to have 180° offset. Enabling BPM on a transmitter chain will create additional 180° phase offset on that chain. The polarity of LO signal for RX2 is inverted with respect to RX1 and RX3, hence the phase of the signal is expected to have 180° offset. This can be taken care during post-processing, in HWA or external processing.
- (2) 1-dB Compression Point (Out Of Band) is measured by feed a Continuous wave Tone well below the HPF cut-off frequency.
- (3) The analog IF stages include high-pass filtering, with configurable first-order high-pass corner frequency. The set of available HPF corners is summarized as follows:

Available HPF Corner Frequencies (kHz)
175, 350, 700, 1400

The filtering performed by the digital baseband chain is targeted to provide less than ±0.5 dB pass-band ripple/droop.

Figure 7-6 shows variations of noise figure and in-band P1dB parameters with respect to receiver gain programmed.




Figure 7-6. Noise Figure, In-band P1dB vs Receiver Gain

7.10 Supported Front End features

- TX output
 - Binary Phase Modulation supported on each TX
- RX gain
 - Real RX channels
 - Total RX gain range of 30dB to 40dB, in 2dB steps
- VCO
 - Single VCO covering entire RF sweep bandwidth up to 5GHz.
- High-pass filter
 - Supports corner frequency options 175KHz, 350KHz, 700KHz, 1400KHz
 - First-order high pass filter only
- Low-pass filter
 - Max IF bandwidth supported is 5MHz
 - 40dB stopband rejection, two filtering options supported
 - 80% visibility – IF bandwidth is 80% of Nyquist and is 30% faster due to quicker settling time, compared with 90% visibility
 - 90% visibility – IF bandwidth is 90% of Nyquist (has longer setting time due to larger filter length)
- Supported ADC sampling rates
 - 1.0, 1.25, 1.667, 2.0, 2.5, 4.0, 5.0, 6.667, 7.692, 10.0, 12.5Msps
- Timing Engine
 - Support for chirps, bursts and frames
 - Longer frame idle time gives more power saving than a longer burst idle time. Further, a longer chirp idle time gives lesser power saving than a longer burst idle time. For more details please refer power calculator in the [mmWave sensing estimator](#).
 - Chirp accumulation (averaging) possible across closely spaced chirps to reduce memory requirement
 - Provision for per-chirp dithering of parameters




Figure 7-7. Chip Profile Supported by Timing Engine

1. Refer to ICD (Interface control Document).

7.11 CPU Specifications

Over recommended operating conditions (unless otherwise noted)

PARAMETER		TYP	UNIT
Application Subsystem (M4F Family)	Clock Speed	160	MHz
	Tightly Coupled Memory - A (Program + Data)	512	KB
Shared Memory	Shared L3 Memory ⁽¹⁾	256	KB
	L3 Memory dedicated for HWA	256	KB

(1) L3 memory is configurable

7.12 Thermal Resistance Characteristics

Table 7-16. Thermal Resistance Characteristics for FCCSP Package [AMF0102A]

THERMAL METRICS ^{(1) (4)}		°C/W ^{(2) (3)}
RO _{JC}	Junction-to-case	8.5
RO _{JB}	Junction-to-board	6.2
RO _{JA}	Junction-to-free air	24.7
Psi _{JC}	Junction-to-package top	0.36
Psi _{JB}	Junction-to-board	6.2

(1) For more information about traditional and new thermal metrics, see [Semiconductor and IC Package Thermal Metrics](#).

(2) °C/W = degrees Celsius per watt.

(3) These values are based on a JEDEC-defined 2S2P system (with the exception of the Theta JC [RO_{JC}] value, which is based on a JEDEC-defined 1S0P system) and will change based on environment as well as application. For more information, see these EIA/JEDEC standards:


- JESD51-2, *Integrated Circuits Thermal Test Method Environmental Conditions - Natural Convection (Still Air)*
- JESD51-3, *Low Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages*
- JESD51-7, *High Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages*
- JESD51-9, *Test Boards for Area Array Surface Mount Package Thermal Measurements*

(4) Test Condition: Power=1.305W at 25°C

7.13 Timing and Switching Characteristics

7.13.1 Power Supply Sequencing and Reset Timing

The IWRL1432 device expects all external voltage rails to be stable before reset is deasserted. [Figure 7-8](#) describes the device wake-up sequence.



- A. MCU_CLK_OUT in autonomous mode, where IWRL1432 application is booted from the serial flash, MCU_CLK_OUT is not enabled by default by the device bootloader.

Figure 7-8. Device Wake-up Sequence

7.13.2 Synchronized Frame Triggering

The IWRL1432 device supports a hardware based mechanism to trigger radar frames. An external host can pulse the SYNC_IN signal to start radar frames. The typical time difference between the rising edge of the external pulse and the frame transmission on air (Tlag) is about 160 ns. There is also an additional programmable delay that the user can set to control the frame start time.

The periodicity of the external SYNC_IN pulse should be always greater than the active frame duration in all instances.




Figure 7-9. Sync In Hardware Trigger

Table 7-17. Frame Trigger Timing

PARAMETER	DESCRIPTION	MIN	MAX	UNIT
T_{active_frame}	Active frame duration	User defined		ns
T_{pulse}		25	$< T_{active_frame}$	

7.13.3 Input Clocks and Oscillators

7.13.3.1 Clock Specifications

The IWRL1432 requires external clock source (that is, a 40-MHz crystal or external oscillator to CLKP) for initial boot and as a reference for an internal APLL hosted in the device. An external crystal connected to the device pins [Figure 7-10](#) shows the crystal implementation.




Figure 7-10. Crystal Implementation

Note

The load capacitors, C_{f1} and C_{f2} in [Figure 7-10](#), should be chosen such that [Equation 1](#) is satisfied. C_L in the equation is the load specified by the crystal manufacturer. All discrete components used to implement the oscillator circuit should be placed as close as possible to the associated oscillator CLKP and CLKM pins.

$$C_L = C_{f1} \times \frac{C_{f2}}{C_{f1} + C_{f2}} + C_P \quad (1)$$

[Table 7-18](#) lists the electrical characteristics of the clock crystal.

Table 7-18. Crystal Electrical Characteristics (Oscillator Mode)

NAME	DESCRIPTION	MIN	TYP	MAX	UNIT
f_P	Parallel resonance crystal frequency		40		MHz

Table 7-18. Crystal Electrical Characteristics (Oscillator Mode) (continued)

NAME	DESCRIPTION	MIN	TYP	MAX	UNIT
C _L	Crystal load capacitance	5	8	12	pF
ESR	Crystal ESR			50	Ω
Temperature range	Expected temperature range of operation	–40		105	°C
Frequency tolerance	Crystal frequency tolerance ^{(1) (2) (3)}	–200		200	ppm
Drive level			50	200	μW

- (1) The crystal manufacturer's specification must satisfy this requirement.
(2) Includes initial tolerance of the crystal, drift over temperature, aging and frequency pulling due to incorrect load capacitance.
(3) Crystal tolerance affects radar sensor accuracy.

In the case where an external clock is used as the clock resource, the signal is fed to the CLKP pin only; CLKM is grounded. The phase noise requirement is very important when a 40-MHz clock is fed externally. [Table 7-19](#) lists the electrical characteristics of the external clock signal.

Table 7-19. External Clock Mode Specifications

PARAMETER		SPECIFICATION			UNIT
		MIN	TYP	MAX	
Input Clock: External AC-coupled sine wave or DC-coupled square wave Phase Noise referred to 40 MHz	Frequency		40		MHz
	AC-Amplitude	700		1200	mV (pp)
	DC-V _{il}	0.00		0.20	V
	DC-V _{ih}	1.6		1.95	V
	Phase Noise at 1 kHz			–132	dBc/Hz
	Phase Noise at 10 kHz			–143	dBc/Hz
	Phase Noise at 100 kHz			–152	dBc/Hz
	Phase Noise at 1 MHz			–153	dBc/Hz
	Duty Cycle	35		65	%
	Frequency Tolerance	–200		200	ppm

7.13.4 MultiChannel buffered / Standard Serial Peripheral Interface (McSPI)

The McSPI module is a multichannel transmit/receive, controller/peripheral synchronous serial bus

7.13.4.1 McSPI Features

The McSPI modules include the following main features:

- Serial clock with programmable frequency, polarity, and phase for each channel
- Wide selection of SPI word lengths, ranging from 4 to 32 bits
- Up to four channels in controller mode, or single channel in receive mode
- Controller multichannel mode:
 - Full duplex/half duplex
 - Transmit-only/receive-only/transmit-and-receive modes
 - Flexible input/output (I/O) port controls per channel
 - Programmable clock granularity
 - Per channel configuration for clock definition, polarity enabling, and word width
- Single interrupt line for multiple interrupt source events
- Enable the addition of a programmable start-bit for McSPI transfer per channel (start-bit mode)
- Supports start-bit write command
- Supports start-bit pause and break sequence
- Programmable shift operations (1-32 bits)
- Programmable timing control between chip select and external clock generation
- Built-in FIFO available for a single channel

7.13.4.2 SPI Timing Conditions

Table 7-20 presents timing conditions for McSPI

Table 7-20. McSPI Timing Conditions

	MIN	TYP	MAX	UNIT
Input Conditions				
t_R Input rise time	1		3	ns
t_F Input fall time	1		3	ns
Output Conditions				
C_{LOAD} Output load capacitance	2		15	pF

7.13.4.3 SPI—Controller Mode

7.13.4.3.1 Timing and Switching Requirements for SPI - Controller Mode

Table 7-21 and Table 7-21 present timing requirements for SPI - Controller Mode.

Table 7-21. SPI Timing Requirements - Controller Mode

NO. ⁽¹⁾ (8)		MODE	MIN	MAX	UNIT
SM4	$t_{su}(MISO-SPICLK)$	Setup time, SPI_D[x] valid before SPI_CLK active edge ⁽¹⁾	5		ns
SM5	$t_h(SPICLK-MISO)$	Hold time, SPI_D[x] valid after SPI_CLK active edge ⁽¹⁾	3		ns

Table 7-22. SPI Switching Characteristics - Controller Mode

NO. ⁽¹⁾ (8)		MODE	MIN	MAX	UNIT
SM1	$t_c(SPICLK)$	Cycle time, SPI_CLK ^{(1) (2)}	24.6 ⁽³⁾		ns
SM2	$t_w(SPICLKL)$	Typical Pulse duration, SPI_CLK low ⁽¹⁾	-1 + 0.5P ⁽³⁾ (4)		ns
SM3	$t_w(SPICLKH)$	Typical Pulse duration, SPI_CLK high ⁽¹⁾	-1 + 0.5P ⁽⁴⁾		ns

Table 7-22. SPI Switching Characteristics - Controller Mode (continued)

NO. ⁽¹⁾ (8)			MODE	MIN	MAX	UNIT
SM6	$t_{d(SPICLK-SIMO)}$	Delay time, SPI_CLK active edge to SPI_D[x] transition ⁽¹⁾		-2	5	ns
SM7	$t_{sk(CS-SIMO)}$	Delay time, SPI_CS[x] active to SPI_D[x] transition		5		ns
SM8	$t_{d(SPICLK-CS)}$	Delay time, SPI_CS[x] active to SPI_CLK first edge	Controller_PHA0_POL 0; Controller_PHA0_POL 1; ⁽⁵⁾	$-4 + B^{(6)}$		ns
			Controller_PHA1_POL 0; Controller_PHA1_POL 1; ⁽⁵⁾	$-4 + A^{(7)}$		ns
SM9	$t_{d(SPICLK-CS)}$	Delay time, SPI_CLK last edge to SPI_CS[x] inactive	Controller_PHA0_POL 0; Controller_PHA0_POL 1; ⁽⁵⁾	$-4 + A^{(7)}$		ns
			Controller_PHA1_POL 0; Controller_PHA1_POL 1; ⁽⁵⁾	$-4 + B^{(6)}$		ns
SM11	Cb	Capacitive load for each bus line		3	15	pF


- (1) P = This timing applies to all configurations regardless of SPI_CLK polarity and which clock edges are being used to drive output data and capture input data
(2) Related to the SPI_CLK maximum frequency
(3) 20 ns cycle time = 50 MHz
(4) P = SPICLK period
(5) SPI_CLK phase is programmable with the PHA bit of the SPI_CH(i)CONF register
(6) $B = (TCS + .5) \times TSPICLKREF$, where TCS is a bit field of the SPI_CH(i)CONF register and Fratio = Even ≥ 2 .
(7) When $P = 20.8$ ns, $A = (TCS + 1) \times TSPICLKREF$, where TCS is a bit field of the SPI_CH(i)CONF register.
When $P > 20.8$ ns, $A = (TCS + 0.5) \times Fratio \times TSPICLKREF$, where TCS is a bit field of the SPI_CH(i)CONF register.
(8) The IO timings provided in this section are applicable for all combinations of signals for SPI1 and SPI2. However, the timings are only valid for SPI3 and SPI4 if signals within a single IOSET are used. The IOSETs are defined in the following tables.

This timing applies to all configurations regardless of SPI_CLK polarity and which clock edges are being used to drive output data and capture input data

Note


Supported frequency of Radar SPI Peripheral mode is 40MHz in full cycle and 20MHz in Half cycle mode.

7.13.4.3.2 Timing and Switching Characteristics for SPI Output Timings—Controller Mode



SPRSP08_TIMING_McSPI_02

Figure 7-11. SPI Timing -Controller Mode Receive



SPRSP08_TIMING_McSPI_01

Figure 7-12. SPI Timing- Controller Mode Transmit

7.13.4.4 SPI—Peripheral Mode

7.13.4.4.1 Timing and Switching Requirements for SPI - Peripheral Mode

Table 7-23 and Table 7-24 present timing requirements for SPI -Peripheral Mode.


Table 7-23. SPI Timing Requirements - Peripheral Mode

NO. (1) (3)	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
SS1	$t_{c(SPICLK)}$	Cycle time, SPI_CLK	24.6		ns
SS2	$t_{w(SPICLK_L)}$	Typical Pulse duration, SPI_CLK low	0.45*P ⁽²⁾		ns
SS3	$t_{w(SPICLK_H)}$	Typical Pulse duration, SPI_CLK high	0.45*P ⁽²⁾		ns
SS4	$t_{su(SIMO-SPICLK)}$	Setup time, SPI_D[x] valid before SPI_CLK active edge	3		ns
SS5	$t_{h(SPICLK-SIMO)}$	Hold time, SPI_D[x] valid after SPI_CLK active edge	1		ns
SS8	$t_{su(CS-SPICLK)}$	Setup time, SPI_CS[x] valid before SPI_CLK first edge	5		ns
SS9	$t_{h(SPICLK-CS)}$	Hold time, SPI_CS[x] valid after SPI_CLK last edge	5		ns
SS10	sr	Input Slew Rate for all pins	1	3	ns
SS11	Cb	Capacitive load on D0 and D1	2	15	pF

Table 7-24. SPI Switching Characteristics Peripheral Mode


NO.	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
SS6	$t_{d(SPICLK-SOMI)}$	Delay time, SPI_CLK active edge to McSPI_somi transition	0	5.77	ns
SS7	$t_{sk(CS-SOMI)}$	Delay time, SPI_CS[x] active edge to McSPI_somi transition	5.77		ns

- (1) P = This timing applies to all configurations regardless of SPI_CLK polarity and which clock edges are used to drive output data and capture input data.
(2) P = SPICLK period.
(3) PHA = 0; SPI_CLK phase is programmable with the PHA bit of the SPI_CH(i)CONF register.

7.13.4.4.2 Timing and Switching Characteristics for SPI Output Timings—Secondary Mode

SPRSP08_TIMING_McSPI_04

Figure 7-13. SPI Timing - Peripheral mode Receive



SPRSP08_TIMING_McSPI_03

Figure 7-14. SPI Timing - Peripheral mode Transmit

7.13.5 RDIF Interface Configuration

The supported Radar Data InterFace (RDIF) is developed as a debug interface (for example: to capture raw ADC data) and not as a production interface. The RDIF has four data lanes, one Bit Clock lane, and one Frame Clock lane. From this interface, high-speed data is sent out for debug purposes. The RDIF interface supports the following data rates¹:

- 400Mbps
- 320Mbps
- 200Mbps
- 160Mbps

7.13.5.1 RDIF Interface Timings




Figure 7-15. RDIF Timing Requirements

Table 7-25. Timing Requirements for RDIF Interface

No.	PARAMETER	DESCRIPTION	MODE	MIN	MAX	UNIT
SM1	T _b (RDIF_D[x])	Bit Interval, RDIF_d[x]	Internal Clock	9.6		ns
SM2	T _{vb} (RDIF_D[x] - RDIF_CLK)	Data valid time, RDIF_d[x] and RDIF_frm_clk valid before RDIF_clk active edge	Internal Clock	4.8		ns
SM3	T _{va} (RDIF_CLK - RDIF_D[x])	Data valid time, RDIF_d[x] valid after RDIF_clk active edge	Internal Clock	4.8		ns
SM4	C _b	Capacitive load for each bus line		3	15	pF

¹ Aggregated data rate over four data lanes.

7.13.5.2 RDIF Data Format




Figure 7-16. RDIF Data Format

- The samples are sent one channel by one channel as shown in the diagram above. All the 12-bits of one channel are sent on 4 data lanes in 3 DDR_CLK edges, followed by next RX channel.
- The frame clock (FRM_CLK) spans 12 DDR_CLK edges and 48 bits are sent in 1 FRM_CLK
- The FRM_CLK can have gaps in between. This is required as the interface rate is greater than the incoming rate
- DDR_CLK is continuous.
- DDR_CLK is generated from 400MHz ADC CLK (one of the ADC CLKs) - selected for the DFE. It is the same 400MHz clock selected for DFE.
- New sample always starts at the rise edge of the DDR_CLK
- The FRM_CLK is valid for the entire data bit and is meets the Tsu/Th wrt DDR_CLK.

7.13.6 General-Purpose Input/Output

7.13.6.1 Switching Characteristics for Output Timing versus Load Capacitance (C_L)

Table 7-26 lists the switching characteristics of output timing relative to load capacitance.

Table 7-26. Switching Characteristics for Output Timing versus Load Capacitance (C_L)

PARAMETER ^{(1) (2)}		TEST CONDITIONS		VIOIN = 1.8V	VIOIN = 3.3V	UNIT
t _r	Max rise time	Slew control = 0	C _L = 20 pF	2.8	3.0	ns
			C _L = 50 pF	6.4	6.9	
			C _L = 75 pF	9.4	10.2	
t _f	Max fall time		C _L = 20 pF	2.8	2.8	ns
			C _L = 50 pF	6.4	6.6	
			C _L = 75 pF	9.4	9.8	

Table 7-26. Switching Characteristics for Output Timing versus Load Capacitance (C_L) (continued)

PARAMETER ^{(1) (2)}		TEST CONDITIONS		VIOIN = 1.8V	VIOIN = 3.3V	UNIT
t _r	Max rise time	Slew control = 1	C _L = 20 pF	3.3	3.3	ns
			C _L = 50 pF	6.7	7.2	
			C _L = 75 pF	9.6	10.5	
t _f	Max fall time		C _L = 20 pF	3.1	3.1	ns
			C _L = 50 pF	6.6	6.6	
			C _L = 75 pF	9.6	9.6	

(1) Slew control, which is configured by PADxx_CFG_REG, changes behavior of the output driver (faster or slower output slew rate).

(2) The rise/fall time is measured as the time taken by the signal to transition from 10% and 90% of VIOIN voltage.

7.13.7 Controller Area Network - Flexible Data-rate (CAN-FD)

The CAN-FD module supports both classic CAN and CAN FD (CAN with Flexible Data-Rate) specifications. CAN FD feature allows high throughput and increased payload per data frame. The classic CAN and CAN FD devices can coexist on the same network without any conflict.

The CAN-FD has the following features:

- Conforms with CAN Protocol 2.0 A, B and ISO 11898-1
- Full CAN FD support (up to 64 data bytes per frame)
- AUTOSAR and SAE J1939 support
- Up to 32 dedicated Transmit Buffers
- Configurable Transmit FIFO, up to 32 elements
- Configurable Transmit Queue, up to 32 elements
- Configurable Transmit Event FIFO, up to 32 elements
- Up to 64 dedicated Receive Buffers
- Two configurable Receive FIFOs, up to 64 elements each
- Up to 128 11-bit filter elements
- Internal Loopback mode for self-test
- Mask-able interrupts, two interrupt lines
- Two clock domains (CAN clock / Host clock)
- Parity / ECC support - Message RAM single error correction and double error detection (SECCDED) mechanism
- Full Message Memory capacity (4352 words).

7.13.7.1 Dynamic Characteristics for the CANx TX and RX Pins

PARAMETER		MIN	TYP	MAX	UNIT
$t_d(\text{CAN_FD_tx})$	Delay time, transmit shift register to CAN_FD_tx pin ⁽¹⁾			15	ns
$t_d(\text{CAN_FD_rx})$	Delay time, CAN_FD_rx pin to receive shift register ⁽¹⁾			15	ns

(1) These values do not include rise/fall times of the output buffer.

7.13.8 Serial Communication Interface (SCI)

The SCI has the following features:

- Standard universal asynchronous receiver-transmitter (UART) communication
- Supports full- or half-duplex operation
- Standard non-return to zero (NRZ) format
- Double-buffered receive and transmit functions in compatibility mode
- Supports two individually enabled interrupt lines: level 0 and level 1
- Configurable frame format of 3 to 13 bits per character based on the following:
 - Data word length programmable from one to eight bits
 - Additional address bit in address-bit mode

- Parity programmable for zero or one parity bit, odd or even parity
- Stop programmable for one or two stop bits
- Asynchronous or iso-synchronous communication modes with no CLK pin
- Two multiprocessor communication formats allow communication between more than two devices
- Sleep mode is available to free CPU resources during multiprocessor communication and then wake up to receive an incoming message
- Capability to use Direct Memory Access (DMA) for transmit and receive data
- Five error flags and Seven status flags provide detailed information regarding SCI events
- Two external pins: RS232_RX and RS232_TX
- Multi-buffered receive and transmit units

7.13.8.1 SCI Timing Requirements

	MIN	TYP	MAX	UNIT
f(baud) Supported baud rate at 20 pF		115.2 ⁽¹⁾	1250 ⁽²⁾	kBaud

- (1) Maximum supported standard baud rate.
(2) Maximum supported custom baud rate.

7.13.9 Inter-Integrated Circuit Interface (I2C)

The inter-integrated circuit (I2C) module is a multi-controller communication module providing an interface between devices compliant with Philips Semiconductor I2C-bus specification version 2.1 and connected by an I2C-bus™. This module will support any target or controller I2C compatible device.

The I2C has the following features:

- Compliance to the Philips I2C bus specification, v2.1 (The I2C Specification, Philips document number 9398 393 40011)
 - Bit/Byte format transfer
 - 7-bit and 10-bit device addressing modes
 - START byte
 - Multi-controller transmitter/ target receiver mode
 - Multi-controller receiver/ target transmitter mode
 - Combined controller transmit/receive and receive/transmit mode
 - Transfer rates of 100 kbps up to 400 kbps (Phillips fast-mode rate)
- Free data format
- Two DMA events (transmit and receive)
- DMA event enable/disable capability
- Module enable/disable capability
- The SDA and SCL are optionally configurable as general purpose I/O
- Slew rate control of the outputs
- Open drain control of the outputs
- Programmable pullup/pulldown capability on the inputs
- Supports Ignore NACK mode

Note

This I2C module does not support:

- High-speed (HS) mode
- C-bus compatibility mode
- The combined format in 10-bit address mode (the I2C sends the target address second byte every time it sends the target address first byte)

7.13.9.1 I2C Timing Requirements

		STANDARD MODE ⁽¹⁾		FAST MODE		UNIT
		MIN	MAX	MIN	MAX	
$t_{c(SCL)}$	Cycle time, SCL	10		2.5		μs
$t_{su(SCLH-SDAL)}$	Setup time, SCL high before SDA low (for a repeated START condition)	4.7		0.6		μs
$t_{h(SCLL-SDAL)}$	Hold time, SCL low after SDA low (for a START and a repeated START condition)	4		0.6		μs
$t_{w(SCLL)}$	Pulse duration, SCL low	4.7		1.3		μs
$t_{w(SCLH)}$	Pulse duration, SCL high	4		0.6		μs
$t_{su(SDA-SCLH)}$	Setup time, SDA valid before SCL high	250		100		μs
$t_{h(SCLL-SDA)}$	Hold time, SDA valid after SCL low	0	3.45 ⁽¹⁾	0	0.9	μs
$t_{w(SDAH)}$	Pulse duration, SDA high between STOP and START conditions	4.7		1.3		μs
$t_{su(SCLH-SDAH)}$	Setup time, SCL high before SDA high (for STOP condition)	4		0.6		μs
$t_{w(SP)}$	Pulse duration, spike (must be suppressed)			0	50	ns
C_b (2) (3)	Capacitive load for each bus line		400		400	pF

- (1) The I2C pins SDA and SCL do not feature fail-safe I/O buffers. These pins could potentially draw current when the device is powered down.
- (2) The maximum $t_{h(SDA-SCLL)}$ for I2C bus devices has only to be met if the device does not stretch the low period ($t_{w(SCLL)}$) of the SCL signal.
- (3) C_b = total capacitance of one bus line in pF. If mixed with fast-mode devices, faster fall-times are allowed.




Figure 7-17. I2C Timing Diagram

Note

- A device must internally provide a hold time of at least 300 ns for the SDA signal (referred to the V_{IHmin} of the SCL signal) to bridge the undefined region of the falling edge of SCL.
- The maximum $t_{h(SDA-SCLL)}$ has only to be met if the device does not stretch the LOW period ($t_{w(SCLL)}$) of the SCL signal. E.A Fast-mode I2C-bus device can be used in a Standard-mode I2C-bus system, but the requirement $t_{su(SDA-SCLH)} \geq 250$ ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line $t_r \max + t_{su(SDA-SCLH)}$.

7.13.10 Quad Serial Peripheral Interface (QSPI)

The quad serial peripheral interface (QSPI) module is a kind of SPI module that allows single, dual, or quad read access to external SPI devices. This module has a memory mapped register interface, which provides a direct interface for accessing data from external SPI devices and thus simplifying software requirements. The QSPI works as a controller only. The QSPI in the device is primarily intended for fast booting from quad-SPI flash memories.

The QSPI supports the following features:

- Programmable clock divider
- Six-pin interface
- Programmable length (from 1 to 128 bits) of the words transferred
- Programmable number (from 1 to 4096) of the words transferred
- Optional interrupt generation on word or frame (number of words) completion
- Programmable delay between chip select activation and output data from 0 to 3 QSPI clock cycles

Section 7.13.10.2 and Section 7.13.10.3 assume the operating conditions stated in Section 7.13.10.1.

7.13.10.1 QSPI Timing Conditions

		MIN	TYP	MAX	UNIT
Input Conditions					
t_R	Input rise time	1		3	ns
t_F	Input fall time	1		3	ns
Output Conditions					
C_{LOAD}	Output load capacitance	2		15	pF

7.13.10.2 Timing Requirements for QSPI Input (Read) Timings

		MIN ^{(1) (2)}	TYP	MAX	UNIT
$t_{su(D-SCLK)}$	Setup time, d[3:0] valid before falling sclk edge	5			ns
$t_h(SCLK-D)$	Hold time, d[3:0] valid after falling sclk edge	1			ns
$t_{su(D-SCLK)}$	Setup time, final d[3:0] bit valid before final falling sclk edge	5 – P ⁽³⁾			ns
$t_h(SCLK-D)$	Hold time, final d[3:0] bit valid after final falling sclk edge	1 + P ⁽³⁾			ns

(1) Clock Mode 0 (clk polarity = 0 ; clk phase = 0) is the mode of operation.


(2) The Device captures data on the falling clock edge in Clock Mode 0, as opposed to the traditional rising clock edge. Although non-standard, the falling-edge-based setup and hold time timings have been designed to be compatible with standard SPI devices that launch data on the falling edge in Clock Mode 0.

(3) P = SCLK period in ns.

7.13.10.3 QSPI Switching Characteristics


NO.	PARAMETER		MIN	TYP	MAX	UNIT
Q1	$t_{c(SCLK)}$	Cycle time, sclk	12.5			ns
Q2	$t_{w(SCLKL)}$	Pulse duration, sclk low	$Y \cdot P - 3^{(1)(2)}$			ns
Q3	$t_{w(SCLKH)}$	Pulse duration, sclk high	$Y \cdot P - 3^{(1)(2)}$			ns
Q4	$t_{d(CS-SCLK)}$	Delay time, sclk falling edge to cs active edge	$-M \cdot P - 1^{(2)(3)}$		$-M \cdot P + 2.5^{(2)(3)}$	ns
Q5	$t_{d(SCLK-CS)}$	Delay time, sclk falling edge to cs inactive edge	$N \cdot P - 1^{(2)(3)}$		$N \cdot P + 2.5^{(2)(3)}$	ns
Q6	$t_{d(SCLK-D1)}$	Delay time, sclk falling edge to d[1] transition	-2		4	ns
Q7	$t_{ena(CS-D1LZ)}$	Enable time, cs active edge to d[1] driven (lo-z)	$-P - 4^{(2)}$		$-P + 1^{(2)}$	ns
Q8	$t_{dis(CS-D1Z)}$	Disable time, cs active edge to d[1] tri-stated (hi-z)	$-P - 4^{(2)}$		$-P + 1^{(2)}$	ns
Q9	$t_{d(SCLK-D1)}$	Delay time, sclk first falling edge to first d[1] transition (for PHA = 0 only)	$-2 - P^{(2)}$		$4 - P^{(2)}$	ns
Q12	$t_{su(D-SCLK)}$	Setup time, d[3:0] valid before falling sclk edge	5			ns
Q13	$t_{h(SCLK-D)}$	Hold time, d[3:0] valid after falling sclk edge	1			ns
Q14	$t_{su(D-SCLK)}$	Setup time, final d[3:0] bit valid before final falling sclk edge	$5 - P^{(2)}$			ns
Q15	$t_{h(SCLK-D)}$	Hold time, final d[3:0] bit valid after final falling sclk edge	$1 + P^{(2)}$			ns

- (1) The Y parameter is defined as follows: If DCLK_DIV is 0 or ODD then, Y equals 0.5. If DCLK_DIV is EVEN then, Y equals $(DCLK_DIV/2) / (DCLK_DIV+1)$. For best performance, it is recommended to use a DCLK_DIV of 0 or ODD to minimize the duty cycle distortion. All required details about clock division factor DCLK_DIV can be found in the device-specific Technical Reference Manual.
- (2) $P = SCLK$ period in ns.
- (3) $M = QSPI_SPI_DC_REG.DDx + 1$, $N = 2$



SPRS85v TIMING QSPI1 Q2

Figure 7-18. QSPI Read (Clock Mode 0)



SPRS85v_TIMING_OSPI1_04

Figure 7-19. QSPI Write (Clock Mode 0)

7.13.11 JTAG Interface

Section 7.13.11.2 and Section 7.13.11.3 assume the operating conditions stated in Section 7.13.11.1.

7.13.11.1 JTAG Timing Conditions


		MIN	TYP	MAX	UNIT
Input Conditions					
t_R	Input rise time	1		3	ns
t_F	Input fall time	1		3	ns
Output Conditions					
C_{LOAD}	Output load capacitance	2		15	pF

7.13.11.2 Timing Requirements for IEEE 1149.1 JTAG

NO.			MIN	TYP	MAX	UNIT
1	$t_c(TCK)$	Cycle time TCK	66.66			ns
1a	$t_w(TCKH)$	Pulse duration TCK high (40% of t_c)	20			ns
1b	$t_w(TCKL)$	Pulse duration TCK low(40% of t_c)	20			ns
3	$t_{su}(TDI-TCK)$	Input setup time TDI valid to TCK high	2.5			ns
	$t_{su}(TMS-TCK)$	Input setup time TMS valid to TCK high	2.5			ns
4	$t_h(TCK-TDI)$	Input hold time TDI valid from TCK high	18			ns
	$t_h(TCK-TMS)$	Input hold time TMS valid from TCK high	18			ns

7.13.11.3 Switching Characteristics Over Recommended Operating Conditions for IEEE 1149.1 JTAG

NO.		PARAMETER	MIN	TYP	MAX	UNIT
2	$t_d(TCKL-TDOV)$	Delay time, TCK low to TDO valid	0		15	ns



SPRS91v_JTAG_01

Figure 7-20. JTAG Timing

8 Detailed Description

8.1 Overview

The IWRL1432 device is a complete SOC which include mmWave front end, customer programmable MCU and analog baseband signal chain for two transmitters and three receivers. This device is applicable as a radar-on-a-chip in use-cases with quality provision for memory, processing capacity and application code size. Use-cases include cost-effective industrial radar sensing applications. Examples are:

- Industrial-level sensing
- Industrial automation sensor fusion with radar
- Traffic intersection monitoring with radar
- Industrial radar-proximity monitoring
- People counting
- Gesturing

In terms of scalability, the IWRL1432 device could be paired with a low-end external MCU to address more complex applications that might require additional memory for a larger application software footprint and faster interfaces.

8.2 Functional Block Diagram




Figure 8-1. Functional Block Diagram

8.3 Subsystems

8.3.1 RF and Analog Subsystem

The RF and analog subsystem includes the RF and analog circuitry – namely, the synthesizer, PA, LNA, mixer, IF, and ADC. This subsystem also includes the crystal oscillator and temperature sensors. The two TX can be operated simultaneously for beam forming in BPM mode or individually in TDM mode. Similarly, the device allows configuring the number of receive channels based on application and power requirements. For system power saving, RF and analog subsystems can be put into low power mode configuration.

8.3.2 Clock Subsystem

The IWRL1432 clock subsystem generates 76 to 81 GHz from an input reference from a crystal. It has a built-in oscillator circuit followed by a clean-up PLL and a RF synthesizer circuit. The output of the RF synthesizer is then processed by an X4 multiplier to create the required frequency in the 76 to 81 GHz spectrum. The RF synthesizer output is modulated by the timing engine block to create the required waveforms for effective sensor operation.

The clean-up PLL also provides a reference clock for the host processor after system wakeup.

The clock subsystem also has built-in mechanisms for detecting the presence of a crystal and monitoring the quality of the generated clock.

Figure 8-2 describes the clock subsystem.




Figure 8-2. Clock Subsystem

8.3.3 Transmit Subsystem

The IWRL1432 transmit subsystem consists of two parallel transmit chains, each with independent phase and amplitude control. The device supports binary phase modulation for MIMO radar, TX Beam forming application, and interference mitigation.

The transmit chains also support programmable backoff for system optimization.

Figure 8-3 describes the transmit subsystem.




Figure 8-3. Transmit Subsystem (Per Channel)

8.3.4 Receive Subsystem

The IWRL1432 receive subsystem consists of three parallel channels. A single receive channel consists of an LNA, mixer, IF filtering, ADC conversion, and decimation. All three receive channels can either operate simultaneously OR can be powered down individually based on system power needs and application design.

The IWRL1432 device supports a real baseband architecture, which uses real mixer, single IF and ADC chains to provide output for each receiver channel. The device is targeted for fast chirp systems. The band-pass IF chain has configurable lower cutoff frequencies above 175 kHz and can support bandwidths up to 5 MHz.

Figure 8-4 describes the receive subsystem.




Figure 8-4. Receive Subsystem (Per Channel)

8.3.5 Processor Subsystem




Figure 8-5. Processor Subsystem

Figure 8-5 shows the block diagram for customer programmable processor subsystems in the IWRL1432 device. At a high level there are two customer programmable subsystems, as shown separated by a dotted line in the diagram. The left hand side shows the HWA, a high-bandwidth interconnect for high performance (64-bit, 80MHz), and associated peripherals data transfer. RDIF interface for Measurement data output, L3 Radar data cube memory, the ADC buffers, the CRC engine, and data handshake memory (additional memory provided on interconnect).

The right side of the diagram shows the Main Subsystem. The Main Subsystem is the brain of the device and controls all the device peripherals and house-keeping activities of the device. The Main Subsystem contains Cortex-M4F processor and associated peripherals and house-keeping components such as DMAs, CRC and Peripherals (I²C, UART, SPIs, CAN, PMIC clocking module, PWM, and others) connected to Main Interconnect through Peripheral Central Resource (PCR interconnect).

8.3.6 Host Interface

The host interface can be provided through a SPI, UART, or CAN-FD interface. In some cases the serial interface for industrial applications is transcoded to a different serial standard.

The IWRL1432 device communicates with the host radar processor over the following main interfaces:

- Reference Clock – Reference clock available for host processor after device wakeup
- Control – 4-port standard SPI (peripheral) for host control . All radio control commands (and response) flow through this interface.
- Reset – Active-low reset for device wakeup from host.
- Host Interrupt - an indication that the mmWave sensor needs host interface
- Error – Used for notifying the host in case the radio controller detects a fault

8.3.7 Application Subsystem

The Application system includes an ARM Cortex M4F processor clocked with a maximum operating frequency of 160 MHz. User applications executing on this processor control the overall operation of the device, including radar control through well-defined API messages, radar signal processing (assisted by the radar hardware accelerator), and peripherals for external interfaces.

See the [Technical Reference Manual](#) for a complete description and memory map.

8.3.8 Hardware Accelerator (HWA1.2) Features

- Fast FFT computation, with programmable 2^N sizes, up to 1024-point complex FFT
- Internal FFT bit-width of 24 bits for good Signal-to-Quantization-Noise Ratio (SQNR) performance
- Fully programmable butterfly scaling at every radix-2 stage for user flexibility
- Built-in capabilities for pre-FFT processing – Ex: DC estimation and subtraction
- DC estimation & subtraction, Interference estimation & zero-out, Real window, Complex pre-multiplication
- Magnitude (absolute value) and Log-magnitude computation
- Flexible data flow and data sample arrangement to support efficient multi-dimensional FFT operations and transpose accesses
- Chaining and looping mechanism to sequence a set of operations one after another with minimal intervention from the main processor
- Peak detection – CFAR (CFAR-CA, CFAR-OS) detector
- Basic statistics, including Sum and 1D Max
- Compression engine for radar cube memory optimization




Figure 8-6. HWA 1.2 Functional Block Diagram

8.3.8.1 Hardware Accelerator Feature Differences Between HWA1.1 and HWA1.2

Feature		HWA1.0, HWA1.1 (xWR1843, xWR6843)	HWA1.2 (xWRL6432, xWRL1432)
FFT features	FFT sizes	1024, 512, 256, ...	1024, 512, 256, ...
	Internal bit-width	24-bit I, 24-bit Q	24-bit I, 24-bit Q
		Configurable butterfly scaling at each stage	Configurable butterfly scaling at each stage
	FFT stitching	up to 4096 point	up to 4096 point
FFT benchmark for four 256-pt FFTs		1312 clock cycles (6.56 μ s at 200 MHz)	1320 clock cycles (16.5 μ s at 80 MHz)
No. of parameter-sets		16	32
Local memory		64KB	64KB

Feature	HWA1.0, HWA1.1 (xWR1843, xWR6843)	HWA1.2 (xWRL6432, xWRL1432)
Input and Output formatter	- A and B-dim addressing of local memory - Programmable scaling	- A and B-dim addressing of local memory - Programmable scaling
Pre-FFT processing	- Interference zero out with fixed threshold, based on magnitude - Complex multiplication (7 modes) - Real window coefficients	- DC estimation and subtraction - Interference zero out with adaptive statistics, based on mag, mag-diff. Interference count indication. - Complex multiplication (7 modes) - Real window coefficients
Post-FFT processing	Log-magnitude (0.3 dB accuracy)	Log-magnitude (0.06 dB accuracy)
Compression and De-compression support	Not available in HWA1.0 (xWR1843), Available in HWA1.1 (xWR6843)	Available
Detection	CFAR-CA (linear and log modes)	- CFAR-CA (linear and log modes) - CFAR-OS (window size up to 32 on each side)
Statistics	1D Sum, 1D Max	1D Sum, 1D Max

8.4 Other Subsystems

8.4.1 GPADC Channels (Service) for User Application

The IWRL1432 device includes provision for an ADC service for user application, where the GPADC engine present inside the device can be used to measure up to two external voltages. The GPADC1, and GPADC2 pins are used for this purpose.

- GPADC itself is controlled by TI firmware running inside the FEC subsystem and access to it for customer's external voltage monitoring purpose is via 'APPSS' calls routed to the FEC subsystem. This API could be linked with the user application running on APPSS Cortex M4F®.
- Device Firmware package (DFP) provides APIs to configure and measure these signals. The API allows configuring the settling time (number of ADC samples to skip) and number of consecutive samples to take. At the end of a frame, the minimum, maximum and average of the readings will be reported for each of the monitored voltages.




Figure 8-7. GPADC Path

GPADC structures are used for measuring the output of internal temperature sensors. The accuracy of these measurements is $\pm 7^{\circ}\text{C}$.

8.4.2 GPADC Parameters

PARAMETER	TYP	UNIT
ADC supply	1.8	V
ADC unbuffered input voltage range	0 – 1.8	V
ADC buffered input voltage range ⁽¹⁾	0.4 – 1.3	V
ADC resolution	8	bits
ADC offset error	± 5	LSB
ADC gain error	± 5	LSB
ADC DNL	$-1/+2.5$	LSB
ADC INL	± 2.5	LSB
ADC sample rate ⁽²⁾	831	Ksps
ADC sampling time ⁽²⁾	300	ns
ADC internal cap	10	pF
ADC buffer input capacitance	2	pF
ADC input leakage current	3	uA

(1) Outside of given range, the buffer output will become nonlinear.

(2) GPADC itself is controlled by TI firmware running inside the BIST subsystem. For more details please refer to the API calls.

8.5 Memory Partitioning Options

IWRL1432 devices will have a total memory of 1MB. The L3 memory has two memory banks and can be associated with radar cube memory or with the Cortex-M4F RAM.

Table 8-1. Memory Partition Options

		Config 1	Config 2	Config 3
Radar data memory* (L3)	Includes data cube, detection matrix, heatmap	256KB	384kB	512KB
Application (M4F program + data)	Includes drivers, mmWavelink, BIOS	768KB	640KB	512KB
Total memory		1024KB	1024KB	1024KB

The entire RAM is retainable. Additionally, each memory cluster can be independently turned off (if needed). The clusters are defined as below

Table 8-2. Memory Retention Options

RAM_1			RAM_2		RAM_3	Shared	HWA
256KB			128KB		128KB	256KB	256KB
BANK #1 ⁽¹⁾			BANK #2		BANK #3		
Cluster #1	Cluster #3	Cluster #4	Cluster #2	Cluster #5		Cluster #6	
64kB	64KB	128KB	16KB	112KB	128KB	256KB	256KB

(1) Retention memories have power switches. These Banks represent memory configurations.

8.6 Boot Modes

As soon as device reset is de-asserted, the processor of the APPSS starts executing its bootloader from an on-chip ROM memory.

The bootloader operates in three basic modes and these are specified on the user hardware (Printed Circuit Board) by configuring what are termed as "Sense on power" (SOP) pins. These pins on the device boundary are scanned by the bootloader firmware and choice of mode for bootloader operation is made.

Table 8-3 enumerates the relevant SOP combinations and how these map to bootloader operation.

Table 8-3. SOP Combinations

SOP1	SOP0	BOOTLOADER MODE AND OPERATION
0	0	Flashing Mode Device Bootloader spins in loop to allow flashing of user application (or device firmware patch - Supplied by TI) to the serial flash.
0	1	Functional Mode Device Bootloader loads user application from QSPI Serial Flash to internal RAM and switches the control to it.
1	1	Debug Mode Bootloader is bypassed and M4F processor is halted. This allows user to connect emulator at a known point.

9 Monitoring and Diagnostics

For details on monitoring and functional safety implementation, refer to the [Technical Reference Manual](#).

Monitoring DFP API usage is shown in mmWave demos of the low power mmWave SDK, [MMWAVE-L-SDK](#). Please refer to documentation in *ICD (Interface control Document)*, for more details.

Refer to the *Device Safety Manual* or other relevant collaterals for more details on applicability of all diagnostics mechanisms.

10 Applications, Implementation, and Layout

Note

Information in the following Applications section is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

Application information can be found on [IWR Application web page](#).

10.2 Reference Schematic

Please check the device product page for latest Hardware design information under Design Kits - typically, at Design and Development

Listed for convenience are: Design Files, Schematics, Layouts, and Stack up for PCB

- [Altium IWR1432 EVM Design Files](#)
- [IWR1432 EVM Schematic Drawing, Assembly Drawing, and Bill of Materials](#)

11 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions follow.

11.1 Device Nomenclature

To designate the stages in the product development cycle, TI assigns prefixes to the part numbers of all microprocessors (MPUs) and support tools. Each device has one of three prefixes: X, P, or null (no prefix) (for example, *IWRL1432*). Texas Instruments recommends two of three possible prefix designators for its support tools: TMDX and TMDS. These prefixes represent evolutionary stages of product development from engineering prototypes (TMDX) through fully qualified production devices and tools (TMDS).

Device development evolutionary flow:

- X** Experimental device that is not necessarily representative of the final device's electrical specifications and may not use production assembly flow.
- P** Prototype device that is not necessarily the final silicon die and may not necessarily meet final electrical specifications.
- null** Production version of the silicon die that is fully qualified.

Support tool development evolutionary flow:

- TMDX** Development-support product that has not yet completed Texas Instruments internal qualification testing.
- TMDS** Fully-qualified development-support product.

X and P devices and TMDX development-support tools are shipped against the following disclaimer:

"Developmental product is intended for internal evaluation purposes."

Production devices and TMDS development-support tools have been characterized fully, and the quality and reliability of the device have been demonstrated fully. TI's standard warranty applies.

Predictions show that prototype devices (X or P) have a greater failure rate than the standard production devices. Texas Instruments recommends that these devices not be used in any production system because their expected end-use failure rate still is undefined. Only qualified production devices are to be used.

TI device nomenclature also includes a suffix with the device family name. This suffix indicates the package type (for example, ABL0161), the temperature range (for example, blank is the default commercial temperature range). [Figure 11-1](#) provides a legend for reading the complete device name for any *IWRL1432* device.

For orderable part numbers of *IWRL1432* devices in the ABL0161 package types, see the Package Option Addendum of this document (when available), the TI website (www.ti.com), or contact your TI sales representative.

For additional description of the device nomenclature markings on the die, see the [IWRL1432 Device Errata](#).




Figure 11-1. Device Nomenclature

11.2 Tools and Software

Models

[IWRL1432 BSDL model](#) Boundary scan database of testable input and output pins for IEEE 1149.1 of the specific device.

[IWRL1432 IBIS model](#) IO buffer information model for the IO buffers of the device. For simulation on a circuit board, see IBIS Open Forum.

11.3 Documentation Support

To receive notification of documentation updates, navigate to the device product folder on [ti.com](#). Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

The current documentation that describes the peripherals, and other technical collateral follows.

Errata

[IWRL1432 Device Errata](#) . Describes known advisories, limitations, and cautions on silicon and provides workarounds.

11.4 Support Resources

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help—straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

11.5 Trademarks

E2E™ is a trademark of Texas Instruments.

Arm® and M4F® are registered trademarks of Arm Limited.

All trademarks are the property of their respective owners.

11.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.7 Glossary

TI Glossary	This glossary lists and explains terms, acronyms, and definitions.
-----------------------------	--

12 Revision History


Changes from July 1, 2023 to June 12, 2024 (from Revision * (July 2023) to Revision A (June 2024))

	Page
• (Features) : Updated typical Noise figure to 14dB.....	1
• (Description) : Updated the packaging variants information in the table.....	2
• (Device Comparison) : Added note for "Compliance targeted" devices.....	6
• (Signal Descriptions) : Updated the incorrect pin signal name, descriptions and mappings.....	10
• (Signal Descriptions) : Moved the Pin Type column before Description column. Incorrect pin descriptions and mappings are corrected.....	10
• (Pin Muxing) : Added SOP[0] and SOP[1] pin muxing details in the table.....	14
• (Pin Muxing) : Moved PULL UP/DOWN TYPE column to the last column.....	14
• (VPP Specification) : Added new section with VPP specifications.....	19
• (BOM Optimized 3.3V I/O Topology) : Added VNWA.....	21
• (BOM Optimized 1.8V I/O Topology) : VNWA added.....	21
• (System Topologies) : Added description for each of the two system topologies.....	22
• (Power Topologies) : Updated introduction with more information regarding the two power topologies.....	22
• (Internal LDO output De-cap and layout conditions for BOM optimized topology) : Added new section addressing range for de-coupling capacitor values and output path parasitic values.....	23
• (Noise and ripple specification) : Added 1.8V noise and ripple specification note	26
• (Typical Power Consumption Numbers) : Updated description with device condition and ambient temperature.....	27
• (Typical Power Consumption Numbers) : Updated Estimated Power Consumed in 3.3V IO Mode table - Conditions and Power consumption for power optimized and BOM optimized modes.....	27
• (Typical Power Consumption Numbers) : Updated Estimated Power Consumed in 1.8V IO Mode table - Conditions and Power consumption for power optimized and BOM optimized modes.....	27
• (Typical Power Consumption Numbers) : Updated Use-Case Power Consumed in 3.3V Power Optimized Topology (Level Sensing Application) table - Conditions and Typical Power consumption value.....	27
• (Typical Power Consumption Numbers) : Added Use-Case Power Consumed in 3.3V Power Optimized Topology (Kick to Open Application) table.....	27
• (Peak Current Requirement per Voltage Rail) : Updated the Maximum current for each power rail is updated in the table.....	28
• (RF Specification) : Added typical Noise Figure, S11 of Tx and Rx.....	30
• (RF Specification) : Updated the Noise Figure plot and 1-dB compression point (Out Of Band).....	30
• (Supported Front End features) : Updated title to Supported Front End Features from Supported DFE features.....	31
• (Supported Front End features) : Updated supported ADC sampling rates.....	31
• (Supported Front End features) : Updated timing engine paragraph.....	31
• (Supported Front End features) : Updated chirp profile supported by timing engine figure updated.....	31


• (Supported Front End features) : Added note.....	31
• (Power Supply Sequencing) : Updated the SOP sequence. 1.2V, 1.8V and VIOIN power up synced.	32
• (Clock Specifications) : Corrected the External Clock Mode Specifications table - units of DC Voltages.....	34
• (RDIF Interface Configuration) : Removed the 100Mbps from supported data rates.....	42
• (SCI Timing Requirements) : Added the supported baud rates.....	45
• (Clock Subsystem) : Updated Clock Subsystem diagram.....	53
• (Application Subsystem): Updated the section name and description from Main Subsystem to Application Subsystem.....	56
• (GPADC channels) : Included the APPSS Cortex M4F®.....	58
• (Monitoring and Diagnostics) : Added the new section.....	61
• (Device Nomenclature) : Updated reflecting production part number.....	63

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, see the left-hand navigation.

**AMF0102A****PACKAGE OUTLINE****FCCSP - 0.97 mm max height**

FLIP CHIP CHIP SCALE PACKAGE

**NOTES:**


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Primary datum C and seating plane are defined by the spherical crowns of the solder balls.
4. Dimension is measured at the maximum solder ball diameter, post reflow, parallel to primary datum C.

EXAMPLE BOARD LAYOUT


AMF0102A

FCCSP - 0.97 mm max height

FLIP CHIP CHIP SCALE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 15X




4228614/A 03/2022

NOTES: (continued)

- Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For information, see Texas Instruments literature number SPRAA99 (www.ti.com/lit/spraa99).

EXAMPLE STENCIL DESIGN**AMF0102A****FCCSP - 0.97 mm max height**

FLIP CHIP CHIP SCALE PACKAGE



SOLDER PASTE EXAMPLE
 BASED ON 0.125 mm THICK STENCIL
 SCALE: 15X

4228614/A 03/2022

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
IWRL1432BDBAAMF	Active	Production	FCCSP (AMF) 102	260 JEDEC TRAY (10+1)	Yes	SNAGCUBI	Level-3-260C-168 HR	-40 to 105	IWRL1432 BA 843B
IWRL1432BDBAAMF.B	Active	Production	FCCSP (AMF) 102	260 JEDEC TRAY (10+1)	Yes	SNAGCUBI	Level-3-260C-168 HR	-40 to 105	IWRL1432 BA 843B
IWRL1432BDBAAMFR	Active	Production	FCCSP (AMF) 102	1000 LARGE T&R	Yes	SNAGCUBI	Level-3-260C-168 HR	-40 to 105	IWRL1432 BA 843B
IWRL1432BDBAAMFR.B	Active	Production	FCCSP (AMF) 102	1000 LARGE T&R	Yes	SNAGCUBI	Level-3-260C-168 HR	-40 to 105	IWRL1432 BA 843B
IWRL1432BDQGAMF	Active	Production	FCCSP (AMF) 102	260 JEDEC TRAY (5+1)	Yes	SNAGCUBI	Level-3-260C-168 HR	-40 to 105	IWRL1432 QG 843B
IWRL1432BDQGAMF.B	Active	Production	FCCSP (AMF) 102	260 JEDEC TRAY (5+1)	Yes	SNAGCUBI	Level-3-260C-168 HR	-40 to 105	IWRL1432 QG 843B
IWRL1432BDQGAMFR	Active	Production	FCCSP (AMF) 102	1000 LARGE T&R	Yes	SNAGCUBI	Level-3-260C-168 HR	-40 to 105	IWRL1432 QG 843B
IWRL1432BDQGAMFR.B	Active	Production	FCCSP (AMF) 102	1000 LARGE T&R	Yes	SNAGCUBI	Level-3-260C-168 HR	-40 to 105	IWRL1432 QG 843B

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2025, Texas Instruments Incorporated