

ISOM8610 80V, 150mA Normally Open Opto-emulator Switch With Integrated FETs

1 Features

- Drop-in replacement and pin-to-pin upgrade to industry-standard photorelays
- Single-channel, diode-emulator input
- Single-pole, normally-open, symmetrical 80V output switch
- Primary-side current controlled switch, no additional isolated high voltage supply required for 80V switching
- Ultra-low off-state leakage at $V_{OFF} = 70V$
 - < 250nA at operating temperature of 25°C
 - < 1µA across operating temperature of –55°C to 125°C
- Fast Response time: $10\mu s$ (typical) at $I_F = 5mA$, $V_{CC} = 20V, R_L = 200\Omega, C_L = 50pF$
- Ultra-low input trigger current of 800µA (at 25°C)
- Robust isolation barrier:
 - Isolation rating: up to 3750V_{RMS}
 - Working voltage: 500V_{RMS}, 707V_{PK}
 - Surge capability: up to 10kV
- Supports Industrial Temperature Range: -55°C to 125°C
- Small SO-4 package
- Safety-related certifications:
 - UL 1577 recognition, 3750V_{RMS} isolation
 - DIN EN IEC 60747-17 (VDE 0884-17) conformity per VDE
 - IEC 62368-1, IEC 61010-1
 - CQC GB 4943.1

2 Applications

- Factory automation and control
- **Building automation**
- **Appliances**
- **Test and Measurement**

3 Description

The ISOM8610 is an 80V single-pole, normallyopen switch with an opto-emulator input. The optoemulator inputs control the back-to-back MOSFETs without any power supply required on the secondary side. The devices are pin-compatible and dropin replaceable for many traditional optocouplers, allowing enhancement to industry-standard packages with no PCB redesign.


The ISOM8610 opto-emulator switch offers significant reliability and performance advantages compared to optocouplers, like wider temperature ranges and tight process controls resulting in small partto-part variations. Since there is no aging effect to compensate for, the emulated diode-input stage consumes less power than optocouplers that have LED aging and require higher bias currents over the device lifetime. ISOM8610 switch output can be controlled by just 0.8mA current through anode/ cathode pins over the lifetime of the device, enabling system power savings.

The ISOM8610 is offered in a small SO-4 package, supporting a 3.75kV_{RMS} isolation rating. The high performance and reliability of the device enable the devices use in applications like Building automation, Factory automation, Semiconductor test, I/O modules in industrial controllers, factory automation applications, and more spaces.

Package Information

PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE ⁽²⁾	BODY SIZE (NOM)	
ISOM8610	DFG (SO, 4)	7.0mm × 3.5mm	4.8mm × 3.5mm	

- For more information, see Section 11.
- The package size (length × width) is a nominal value and includes pins, where applicable.



Simplified Application Example



Table of Contents

1 Features	1	7.2 Functional Block Diagram	12
2 Applications		7.3 Feature Description	
3 Description		7.4 Device Functional Modes	
4 Pin Configuration and Functions	3	8 Application and Implementation	14
5 Specifications	4	8.1 Application Information	14
5.1 Absolute Maximum Ratings	4	8.2 Typical Application	14
5.2 ESD Ratings	4	8.3 Insulation Lifetime	16
5.3 Recommended Operating Conditions	4	8.4 Power Supply Recommendations	18
5.4 Thermal Information	5	8.5 Layout	18
5.5 Power Ratings	5	9 Device and Documentation Support	19
5.6 Insulation Specifications	6	9.1 Documentation Support	19
5.7 Safety-Related Certifications	7	9.2 Receiving Notification of Documentation Updates.	19
5.8 Safety Limiting Values	7	9.3 Support Resources	19
5.9 Electrical Characteristics	8	9.4 Trademarks	19
5.10 Switching Characteristics	9	9.5 Electrostatic Discharge Caution	19
5.11 Typical Characteristics	9	9.6 Glossary	19
6 Parameter Measurement Information	11	10 Revision History	19
7 Detailed Description	12	11 Mechanical, Packaging, and Orderable	
7.1 Overview	. 12	Information	<mark>2</mark> 0



4 Pin Configuration and Functions




Figure 4-1. ISOM8610 DFG Package, 4-Pin SOIC (Top View)

Table 4-1. Pin Functions

PIN	PIN TYPE(Description			
NAME	NO.	ITPE\ /	Description			
AN	1	I	Anode connection of diode emulator			
CAT	2	I	Cathode connection of diode emulator			
S2	3	I/O	Switch input			
S1	4	I/O	Switch input			

(1) I = input, O = output



5 Specifications

5.1 Absolute Maximum Ratings

See(1) (2)

			MIN	MAX	UNIT
	I _{F(max)}	LED forward current		50	mA
Input	V_{R}	Input reverse voltage at I _R = 10µA		7	V
	P _I	Input power dissipation		100	mW
	V _{OFF}	Blocking voltage		80	V
	Io	Output continuous load current		200	mA
Output	ΔI _O /°C	Output continuous load current		-1.1	mA/°C
Output	I _{OP}	Output pulse current (1µs width)		600	mA
	Po	Output power dissipation		150	mW
	P _T	Total power dissipation		200	mW
	T _{stg}	Storage temperature	-65	150	°C
	Transient Isolation Voltage	AC Voltage, t=60s		707	V _{RMS}
	Transient isolation voltage	DC Voltage, t=60s		1000	V _{DC}

⁽¹⁾ Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

(2) All specifications are at T_A = 25°C unless otherwise noted

5.2 ESD Ratings

			VALUE	UNIT
V Floring Ask discharge	Human body model (HBM), per ANSI/ ESDA/JEDEC JS-001, all pins ⁽¹⁾	±2000	V	
V _(ESD)		Charged device model (CDM), ANSI/ ESDA/JEDEC JS-002, all pins (2)	±1000	V

⁽¹⁾ JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
T _A	Ambient temperature	-55	125	°C
TJ	Junction temperature	-55	150	
I _{F(ON)}	Input ON-state forward current	0.8	20	A
Io	Output continuous load current at I _F =3mA ⁽¹⁾		150	- mA
V _{OFF}	Output Blocking Voltage		70	V
V	Functional Isolation Working Voltage (AC Voltage, sine wave)		500	V _{RMS}
V _{IOWM}	Functional Isolation Working Voltage (DC Voltage)	-55 0.8 mA (1) C Voltage, sine wave)	707	V _{DC}

(1) For T_A =25°C, Current available to load must be derated by 1mA/°C for T_A > 25°C

⁽²⁾ JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

5.4 Thermal Information

		ISOM8610 ISOM8600	
	THERMAL METRIC ⁽¹⁾	DFG	UNIT
		4 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	206.3	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	96.8	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	130.4	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	52.9	°C/W
ΨЈВ	Junction-to-board characterization parameter	127.5	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application note.

5.5 Power Ratings

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
P_{D}	Maximum power dissipation (both sides)				310	mW
P _{D1}	Maximum power dissipation (side-1)	I _F = 20mA, T _J = 150°C, I _O = 150mA, T _A = 25°C			36	mW
P _{D2}	Maximum power dissipation (side-2)				274	mW



5.6 Insulation Specifications

	DADAMETED	TEST CONDITIONS	VALUE	LINIT
	PARAMETER	TEST CONDITIONS	4-DFG	UNIT
IEC 6066	64-1			
CLR	External clearance ⁽¹⁾	Side 1 to side 2 distance through air	> 5	mm
CPG	External creepage ⁽¹⁾	Side 1 to side 2 distance across package surface	> 5	mm
DTI	Distance through the insulation	Minimum internal gap (internal clearance)	>17	μm
CTI	Comparative tracking index	IEC 60112; UL 746A	>400	V
	Material Group	According to IEC 60664-1	II	
		Rated mains voltage ≤ 150V _{RMS}	I-IV	
	Overvoltage category per IEC 60664-1	Rated mains voltage ≤ 300V _{RMS}	I-IV	
		Rated mains voltage ≤ 500V _{RMS}	I-III	
DIN EN I	EC 60747-17 (VDE 0884-17) ⁽²⁾			
V _{IORM}	Maximum repetitive peak isolation voltage	AC voltage (bipolar)	707	V_{PK}
V _{IOWM}	Maximum isolation working voltage	AC voltage (sine wave); time-dependent dielectric breakdown (TDDB) test. See Insulation Lifetime	500	V _{RMS}
		DC voltage	707	V_{DC}
V _{IOTM}	Maximum transient isolation voltage	$V_{TEST} = V_{IOTM}$, t = 60s (qualification); $V_{TEST} = 1.2 \times V_{IOTM}$, t = 1s (100% production)	5303	V_{PK}
V _{IMP}	Maximum impulse voltage ⁽³⁾	Tested in air, 1.2/50µs waveform per IEC 62368-1	7200	V _{PK}
V _{IOSM}	Maximum surge isolation voltage ⁽⁴⁾	Test method per IEC 62368-1, 1.2/50µs waveform, V _{TEST} = 1.6 × V _{IMP} or min 10 kV _{PK} (qualification)	6250	V _{PK}
		Method a: After I/O safety test subgroup 2/3, $V_{ini} = V_{IOTM}$, $t_{ini} = 60s$; $V_{pd(m)} = 1.2 \times V_{IORM}$, $t_m = 10s$	≤ 5	
q _{pd}	Apparent charge ⁽⁵⁾	Method a: After environmental tests subgroup 1, $V_{ini} = V_{IOTM}$, $t_{ini} = 60s$; $V_{pd(m)} = 1.6 \times V_{IORM}$, $t_m = 10s$	≤ 5	рС
		Method b: At routine test (100% production), V_{ini} = 1.2 × V_{IOTM} , t_{ini} = 1s; $V_{pd(m)}$ = 1.875 × V_{IORM} , t_m = 1s (method b1) or $V_{pd(m)}$ = V_{ini} , t_m = t_{ini} (method b2)	≤ 5	
C _{IO}	Barrier capacitance, input to output ⁽⁶⁾	V _{IO} = 0.4 × sin (2 πft), f = 1MHz	1	pF
		V _{IO} = 500V, T _A = 25°C	> 10 ¹²	
R_{IO}	Insulation resistance, input to output ⁽⁶⁾	V _{IO} = 500V, 100°C ≤ T _A ≤ 125°C	> 10 ¹¹	Ω
		V _{IO} = 500V at T _S = 150°C	> 10 ⁹	
	Pollution degree		2	
	Climatic category		55/125/21	
UL 1577				
V _{ISO}	Withstand isolation voltage	V_{TEST} = V_{ISO} , t = 60s (qualification); V_{TEST} = 1.2 × V_{ISO} , t = 1s (100% production)	3750	V _{RMS}

- (1) Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become equal in certain cases. Techniques such as inserting grooves, ribs, or both on a printed circuit board are used to help increase these specifications.
- (2) This coupler is suitable for safe electrical insulation only within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.
- (3) Testing is carried out in air to determine the surge immunity of the package.
- (4) Testing is carried out in air or oil to determine the intrinsic surge immunity of the isolation barrier.
- (5) Apparent charge is electrical discharge caused by a partial discharge (pd).
- (6) All pins on each side of the barrier tied together creating a two-pin device.

5.7 Safety-Related Certifications

VDE	CSA	UL	CQC	TUV
Plan to certify according to DIN EN IEC 60747-17 (VDE 0884-17)	61010 1 and IEC 62368 1	Certified according to UL 1577 Component Recognition Program	ı	Certified according to EN 61010-1 and EN 62368-1
Certificate pending	Master contract number: 220991	File number: E181974	Certificate: CQC24001426995	Client ID number: 77311

5.8 Safety Limiting Values

Safety limiting⁽¹⁾ intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry.

	<u> </u>					
PARAMETER		PARAMETER TEST CONDITIONS		TYP	MAX	UNIT
SOP-4 PACKAGE (DFG)						
Is	Safety limiting input current	R _{0JA} =206.3°C/W, V _F =1.5V, I _O =0mA, T _J =150°C, T _A =25°C			400	mA
	Safety limiting output current	$R_{\theta JA}$ =206.3°C/W, V_F =1.5V, I_F =20mA, T_J =150°C, T_A =25°C			270	mA
Ps	Safety limiting total power	$R_{\theta JA}$ =206.3°C/W, T_J =150°C, T_A =25°C			610	mW
T _S	Maximum safety temperature				150	°C

⁽¹⁾ The maximum safety temperature, T_S, has the same value as the maximum junction temperature, T_J, specified for the device. The I_S and P_S parameters represent the safety current and safety power respectively. The maximum limits of I_S and P_S should not be exceeded. These limits vary with the ambient temperature, T_A.

Copyright © 2025 Texas Instruments Incorporated

Submit Document Feedback

The junction-to-air thermal resistance, R_{0,JA}, in the table is that of a device installed on a high-K test board for leaded surface-mount packages. Use these equations to calculate the value for each parameter:

 $T_J = T_A + R_{\theta JA} \times P$, where P is the power dissipated in the device.

 $T_{J(max)} = T_S = T_A + R_{\theta JA} \times P_S$, where $T_{J(max)}$ is the maximum allowed junction temperature. $P_S = I_S \times V_I$, where V_I is the maximum input voltage.



5.9 Electrical Characteristics

All specifications are at T_A = 25 °C unless otherwise noted

	PARAMETER	TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT
INPUT				-			
			25°C	0.9	1.1	1.3	
		I _F = I _{FT}	–55°C to 125°C	0.85	1.1	1.35	.,
V_{F}	Input forward voltage	L = 5 ··· A	25°C	1.1	1.3	1.5	V
		I _F = 5mA	–55°C to 125°C	1.1	1.3	1.55	
I _R	Input reverse current	V _R = 5V	–55°C to 125°C			10	μA
C _{IN}	Input capacitance	f = 1MHz, V _F = 0V	25°C		17	28	pF
	Input Trigger forward current;	L = 100mA (1) D = 100 (2)	25°C		0.65	0.8	A
I _{FT}	see Figure 6-3	$I_0 = 100 \text{mA}^{(1)}, R_{ON} = 10\Omega^{(2)}$	–55°C to 125°C		0.65	1.2	mA
I _{FT,release}	Release Trigger Current	I _{OFF} = 1μA at 70V	–55°C to 125°C	0.1			mA
V _{F, release}	Release Trigger Voltage	I _{OFF} = 1µA at 70V	–55°C to 125°C	0.7			V
	Input on state forward current	$I_0 = 100 \text{mA}, R_{ON} < 10 \Omega$	25°C	0.8		20	
I _{F(ON)}	Input on-state forward current	$I_o = 100 \text{mA}^{(1)}, R_{ON} < 15\Omega$	–55°C to 125°C	1.2		20	mA
OUTPUT							
V _{OFF}	Output Blocking voltage	I _F = 0mA	-55°C to 125°C			70	V
	Output on-state resistance; see Figure 6-3	I _F = I _{FT,} I _o = 20mA	25°C		6.5	9	Ω
			–55°C to 125°C		6.5	12	
	Output on-state resistance; seeFigure 6-3 (1)	I _F = I _{FT,} I _o = 100mA	25°C		7	10	
			–55°C to 125°C		7	13	
Ь		I _F = I _{FT} , I _o = 100mA, t<1s	25°C		7	10	
R _{ON}	Output on-state resistance;	I _F = 3mA, I _o = 20mA	25°C		5.5	7	
	see Figure 6-3		–55°C to 125°C		5.5	12	
		I _F = 3mA, I _o = 100mA	25°C		6	7.5	
	Output on-state resistance; see Figure 6-3 (1)		–55°C to 125°C		6	12	-
	Soo Figure C C	I _F = 3mA, I _o = 100mA, t<1s	25°C		5	7	
C _{OFF}	Output off-state capacitance	I _F = 0mA, V _L = 60V, f = 1MHz	–55°C to 125°C		6.5	8	pF
	Output off-state leakage;	I _F = 0mA, V _{OFF} = 70V	25°C			250	nA
I _{LEAK}	see Figure 6-2	IF - UTIA, VOFF - 70V	–55°C to 125°C			1	μA
Р	On atota registance flatness	1 - 5mA	25°C		45	75	mΩ
R _{ON FLAT}	On-state resistance flatness	I _F = 5mA	–55°C to 125°C		45	115	11152
R _{ON DRIFT}	On-state resistance drift across temperature	I _F = 3mA, I _o = 40mA	–55°C to 125°C		23	60	m Ω/°C
BW	-3dB Bandwidth; see Figure 6-4	$I_F = 5$ mA, $R_L = 50$ Ω	25°C	100			MHz
ار	Insertion Loss (LED On); see Figure 6-4	$I_F = 5\text{mA}$, $R_L = 50\Omega$, $f = 1\text{MHz}$	25°C		-0.45		dB
O _{ISO}	Off-state Isolation; see Figure 6-5	$I_F = 0 \text{mA}$, $R_L = 50 \Omega$, $f = 1 \text{MHz}$	25°C		-45		dB


⁽¹⁾ Current available to load must be derated by 1mA/°C for $T_A > 75$ °C (2) I_{FT} measured for R_{ON} =15 Ω for $T_A > 75$ °C

5.10 Switching Characteristics

All specifications are at T_A = 25 °C unless otherwise noted


	PARAMETER	TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT
AC							
T _{ON}	Output turn-on time; see Figure 6-1	I _F = 5mA, VCC=20V, R _L = 200Ω, C _L =50pF	-55°C to 125°C			0.2	ms
T _{OFF}	Output turn-off time; see Figure 6-1	I_F = 5mA, VCC=20V, R_L = 200 Ω , C_L =50pF	-55°C to 125°C			0.2	ms

5.11 Typical Characteristics





5.11 Typical Characteristics (continued)





6 Parameter Measurement Information




Figure 6-1. ISOM8610 Test Circuit for Turn-On and Turn-Off Time




Figure 6-2. ISOM8610 Test Circuit Off-State Leakage




Figure 6-3. ISOM8610 Test Circuit for On-State Resistance




Figure 6-4. ISOM8610 Test Circuit for Insertion Loss

Copyright © 2025 Texas Instruments Incorporated

Submit Document Feedback






Figure 6-5. ISOM8610 Test Circuit for Off-State Isolation

7 Detailed Description

7.1 Overview

The ISOM8610 are opto-emulator switches that provide up to 3.75kV isolation across barrier and are pin-compatible, drop-in replacements to popular photo-relays. While standard optocouplers use an LED as the input stage, the ISOM8610 uses a current controlled emulated diode as the input stage. The input stage is isolated from the driver stage by Tl's proprietary silicon dioxide-based (SiO₂) isolation barrier, which not only provides robust isolation, but also offers best-in-class performance.

The ISOM8610 isolates high voltage signals and offer performance, reliability, and flexibility advantages over traditional optocouplers which age over time. The devices are based on CMOS isolation technology for low-power and high-speed operation, therefore the devices are resistant to the wear-out effects found in optocouplers that degrade performance with increasing temperature, forward current, and device age.

The functional block diagram of the ISOM8610 is shown in *Functional Block Diagram*. The input signal is transmitted across the isolation barrier using an on-off keying (OOK) modulation scheme. The transmitter sends a high-frequency carrier across the barrier to represent switch-ON state and sends no signal to represent the switch-OFF state. The receiver demodulates the signal after advanced signal conditioning and controls the state of the output MOSFETs. These devices also incorporate advanced circuit techniques to maximize CMTI performance and minimize radiated emissions. Figure 7-2 shows conceptual detail of how the OOK scheme works.

7.2 Functional Block Diagram




Figure 7-1. Conceptual Block Diagram of an Opto-Emulator




Figure 7-2. On-Off Keying (OOK) Based Modulation Scheme

7.3 Feature Description

The ISOM8610 is a current controlled isolated switch, and is a reliable pin-to-pin replacement of to existing Opto-MOS devices in DFG package. The isolated switch is normally open, which means the switch on secondary side is in OFF state when the primary LED emulator current is lower than the input trigger current level. In the OFF state, the back-to-back MOSFETs on the secondary side block up to 80V of difference between S1 and S2. Once the primary side LED emulator current goes above input trigger current, the switch on the secondary side turns ON. During the ON state, the secondary side back-to-back FETs can conduct currents up to 150mA. The robust SiO₂ dielectric isolation in the ISOM8610 provides best in class isolation performance, faithfully withstanding 3750V_{RMS} isolation ratings between side 1 and side 2, performance limited by package clearance.

7.4 Device Functional Modes

Table 7-1 lists the functional modes for the ISOM86xx devices.

Table 7-1. Function Table

INPUT CURRENT I _F	OUTPUT SWITCH STATE	COMMENTS			
0 < I _F < I _{FT}	OFF State and presents an off state capacitance (C _{OFF}) S1 and S2.				
l _{FT} ≤ l _F	ON	Switch is in ON state and presents an on resistance (R _{ON}) across S1 and S2			

Copyright © 2025 Texas Instruments Incorporated

Submit Document Feedback



8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

The ISOM8610 is a single-channel isolated switch with diode-emulator inputs which control an output stage with back-to-back MOSFETs. The devices use robust on-off keying modulation to transmit data across the isolation barrier. Since an isolation barrier separates the two sides of these devices, each side can be sourced independently with voltages and currents within recommended operating conditions. The ISOM8610 is designed to be implemented in a variety of applications like realizing switchable termination in communication lines like CAN and RS485, switching burden resistors in analog input modules and small footprint sink/source capable digital output module in AC Servo motor drives.

The opto-emulators do not conform to any specific interface standard and are intended for isolated switching operations. The ISOM8610 is typically placed between a data controller (that is, an MCU or FPGA), and a sensor or a line transceiver, regardless of the interface type or standard.

8.2 Typical Application

The ISOM8610 can be used in numerous industrial applications. For instance, the device can be used on a CAN node design. The ISOM8610 enables a software configurable termination on the CAN bus, needed in networks where new nodes can be continually added. This design can enable or disable termination across CANH-CANL by driving TERM high or low (with appropriate current limiting series resistor on LED emulator pins) through GPIO of the MCU. The farthest terminals on the CAN Bus must be driving TERM = High to enable 120 ohm resistor across the bus, while all other nodes drive TERM = Low. ISOM8610DFG can easily support $\pm 12V$ common mode with no distortion of CAN signals on the bus. The ISOM8610 also does not require a bulky secondary side isolated power supply, to perform the switching operation. TERM control is galvanically isolated from the CAN lines for reliable system protection. With this architecture, 60Ω effective termination across the CAN bus can be achieved with flexibility on enabling/disabling a node, with no hardware change. The *Top Design Questions About Isolated CAN Bus Design* application note contains top answers to design questions about Isolated CAN Bus designs. Finally, the ISOM8610 can be used as an 80V isolated switch when used within the *Recommended Operating Conditions*.




Figure 8-1. Typical Software-Controlled Termination Using the ISOM8610

Copyright © 2025 Texas Instruments Incorporated

Product Folder Links: ISOM8610

8.2.1 Design Requirements

To design with the ISOM8610 device, use the parameters listed in Table 8-1.

Table 8-1. Design Parameters

PARAMETER	VALUE	EXAMPLE VALUE		
Input forward current, I _F	0.8mA to 20mA	2mA		

8.2.2 Detailed Design Procedure

This section presents the design procedure for using the ISOM8610 opto-emulators. External components must be selected to operate the ISOM8610 within the *Recommended Operating Conditions*. The following recommendations on components selection focus on the design of a typical isolated signal circuit with considerations for input current and data rate.

8.2.2.1 Sizing R_{IN}

The input side of the ISOM8610 is current-driven. Placing a series resistor, R_{IN}, in series with the input as shown in Figure 8-1 is recommended to limit the amount of current flowing into the AN pin.

 R_{IN} can be sized to minimize current flow and power consumption through the ISOM8610 input-side. R_{IN} must be a value that limits the input forward current to be within the *Recommended Operating Conditions* for the ISOM8610. The equation to calculate R_{IN} for a given input voltage, V_{IN} , and desired input forward current, I_F , is shown in Equation 1 where V_F is the maximum specification for the ISOM8610 input forward voltage:

$$R_{IN} = \frac{V_{IN} - V_{F} [MAX]}{I_{F}}$$
 (1)

For example, with a 24V input and 2mA desired I_F , R_{IN} can be calculated as:

$$R_{IN} = \frac{24V - 1.5V}{2mA} = 11.25k\Omega$$
 (2)

8.2.3 Application Curve

The following typical switching curve shows data transmission using the ISOM8610.



Figure 8-2. Typical Waveform at $I_F = 5mA$, $V_{CC} = 20V$, $R_L = 200\Omega$ and $C_L = 50pF$

8.3 Insulation Lifetime

Insulation lifetime projection data is collected by using industry-standard Time Dependent Dielectric Breakdown (TDDB) test method. In this test, all pins on each side of the barrier are tied together creating a two-terminal device and high voltage applied between the two sides; see Figure 8-3 for TDDB test setup. The insulation breakdown data is collected at various high voltages switching at 60Hz over temperature. For reinforced insulation, VDE standard requires the use of TDDB projection line with failure rate of less than 1 part per million (ppm). Even though the expected minimum insulation lifetime is 20 years at the specified working isolation voltage, VDE reinforced certification requires additional safety margin of 20% for working voltage and 50% for lifetime which translates into minimum required insulation lifetime of 30 years at a working voltage that's 20% higher than the specified value.

Figure 8-4 shows the intrinsic capability of the isolation barrier to withstand high voltage stress over the lifetime of the barrier. Based on the TDDB data, the intrinsic capability of the insulation is 500V_{RMS} with a lifetime of 44. Other factors such as package size, pollution degree, and material group can further limit the working voltage of a component.




Figure 8-3. Test Setup for Insulation Lifetime Measurement

Copyright © 2025 Texas Instruments Incorporated Product Folder Links: *ISOM8610*




Figure 8-4. Insulation Lifetime Projection Data



8.4 Power Supply Recommendations

The ISOM8610 does not require a dedicated power supply to operate since there is no supply pin. Take care not to violate recommended operating I/O specifications for proper device functionality.

8.5 Layout

8.5.1 Layout Guidelines

- The device connections to ground must be tied to the PCB ground plane using a direct connection or two vias to help minimize inductance.
- The connections of capacitors and other components to the PCB ground plane must use a direct connection or two vias for minimum inductance.

8.5.2 Layout Example




Figure 8-5. Layout Example of ISOM8610 With a 2-Layer Board

Product Folder Links: /SOM8610

Copyright © 2025 Texas Instruments Incorporated

9 Device and Documentation Support

9.1 Documentation Support

9.1.1 Related Documentation

For related documentation see the following:

- Texas Instruments, Isolation Glossary, application note
- Texas Instruments, Top Design Questions About Isolated CAN Bus Design, application note
- Texas Instruments, ISO1044 Isolated CAN FD Transceiver in Small Package, data sheet

9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

9.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision A (May 2024) to Revision B (September 2025)	Page
Changed to 500 VRMS to match VIOWM	6
Changed 'Plan to certify' to Certified' and added certificate numbers	
Changes from Revision * (April 2024) to Revision A (May 2024)	Page
Changes from Revision * (April 2024) to Revision A (May 2024) Updated the number format for tables, figures, and cross-references throughout the document	Page 1

Copyright © 2025 Texas Instruments Incorporated



11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.


DFG0004A



PACKAGE OUTLINE

SOIC - 2.4 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 mm per side.
 This dimension does not include interlead flash.






EXAMPLE BOARD LAYOUT

DFG0004A

SOIC - 2.4 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated




EXAMPLE STENCIL DESIGN

DFG0004A

SOIC - 2.4 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)



^{7.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.8. Board assembly site may have different recommendations for stencil design.

www.ti.com 6-Nov-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
ISOM8610DFGR	Active	Production	SOIC (DFG) 4	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	8610
ISOM8610DFGR.A	Active	Production	SOIC (DFG) 4	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	8610
ISOM8610DFGR.B	Active	Production	SOIC (DFG) 4	2000 LARGE T&R	-	Call TI	Call TI	-55 to 125	

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE MATERIALS INFORMATION

www.ti.com 20-Aug-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ISOM8610DFGR	SOIC	DFG	4	2000	330.0	12.4	8.0	3.8	2.7	12.0	12.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 20-Aug-2025



*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
I	ISOM8610DFGR	SOIC	DFG	4	2000	353.0	353.0	32.0	

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025