

ISO642x General-Purpose, Basic and Reinforced, Dual-Channel Digital Isolators

1 Features

- Up to 150Mbps data rate
- Robust SiO₂ isolation barrier:
 - Up to 5000V_{RMS} isolation rating
 - Up to 10.4kV surge capability
 - Up to ±250kV/μs typical CMTI
 - Wide temperature range: –40°C to 125°C ambient operating
- Supply range: 2.25V to 5.5V
- [Overvoltage Tolerant Inputs](#)
- Default output *high* (ISO642x) and *low* (ISO642xF) options
- Low propagation delay: 10ns maximum at 5V, 12ns maximum at 3.3V
- Supports SPI up to: 25MHz at 5V, 20.8MHz at 3.3V
- Low pulse width distortion: 1.8ns maximum at 5V, 2.2ns maximum at 3.3V
- Robust electromagnetic compatibility (EMC)
 - System-level ESD, EFT, and surge immunity
 - Low emissions
- SOIC (D-8) Package
- Wide-SOIC (DWV-8) Package
- Safety-Related Certifications (Planned):
 - DIN EN IEC 60747-17 (VDE 0884-17)
 - UL 1577 component recognition program
 - IEC 62368-1, IEC 61010-1, IEC 60601-1 and GB 4943.1 certifications

2 Applications

- [Power supplies](#)
- [Grid, Electricity meter](#)
- [Motor drives](#)
- [Factory automation](#)
- [Building automation](#)
- [Lighting](#)
- [Appliances](#)

3 Description

The ISO642x devices are general purpose digital isolators designed for applications requiring up to 5000V_{RMS} isolation rating per UL 1577. The devices are also certified by VDE, TUV, CSA, and CQC.

The ISO642x devices provide high EMC performance while isolating CMOS or LVC MOS digital I/Os. ISO642x uses SiO₂ as the isolation barrier. Each isolation channel has a logic input and output buffer separated by the insulation barrier.


The ISO6420 and ISO6420F devices have all channels in the forward direction. The ISO6421 and ISO6421F devices have one reverse-direction channel.

In the event of input power or signal loss, the default output is *high* for devices without the suffix F and *low* for devices with the suffix F. See the [Device Functional Modes](#) section for further details.

Package Information

PART NUMBER ⁽¹⁾	PACKAGE	PACKAGE SIZE ⁽²⁾
ISO6420 , ISO6420F ISO6421 , ISO6421F	SOIC (D-8)	6mm × 4.9mm
ISO6420 , ISO6420F ISO6421 , ISO6421F	Wide-SOIC (DWV-8)	11.5mm × 5.85mm

- (1) For more information, see [Section 12](#).
- (2) The package size (length × width) is a nominal value and includes pins, where applicable.



V_{CCI}=Input supply, V_{CCO}=Output supply
GNDI=Input ground, GNDO=Output ground

Simplified Schematic



Table of Contents

1 Features	1	7 Parameter Measurement Information	19
2 Applications	1	8 Detailed Description	20
3 Description	1	8.1 Overview.....	20
4 Device Comparison	3	8.2 Functional Block Diagram.....	20
5 Pin Configuration and Functions	4	8.3 Feature Description.....	21
6 Specifications	5	8.4 Device Functional Modes.....	21
6.1 Absolute Maximum Ratings.....	5	8.5 Device I/O Schematics.....	22
6.2 ESD Ratings.....	5	9 Application and Implementation	23
6.3 Recommended Operating Conditions.....	6	9.1 Application Information.....	23
6.4 Thermal Information.....	6	9.2 Typical Application.....	23
6.5 Power Ratings.....	7	9.3 Power Supply Recommendations.....	26
6.6 Safety-Related Certifications.....	8	9.4 Layout.....	26
6.7 Safety Limiting Values.....	8	10 Device and Documentation Support	28
6.8 Electrical Characteristics—5V Supply.....	9	10.1 Documentation Support.....	28
6.9 Supply Current Characteristics—5V Supply.....	10	10.2 Receiving Notification of Documentation Updates..	28
6.10 Electrical Characteristics—3.3V Supply.....	11	10.3 Support Resources.....	28
6.11 Supply Current Characteristics—3.3V Supply.....	12	10.4 Trademarks.....	28
6.12 Electrical Characteristics—2.5V Supply	13	10.5 Electrostatic Discharge Caution.....	28
6.13 Supply Current Characteristics—2.5V Supply.....	14	10.6 Glossary.....	28
6.14 Switching Characteristics—5V Supply.....	15	11 Revision History	28
6.15 Switching Characteristics—3.3V Supply.....	16	12 Mechanical, Packaging, and Orderable Information	28
6.16 Switching Characteristics—2.5V Supply.....	17		
6.17 Insulation Characteristics Curves.....	18		

4 Device Comparison

Table 4-1. Device Comparison Table

DEVICE NAME	TOTAL CHANNELS	REVERSE CHANNELS	DEFAULT OUTPUT	PACKAGE	CREEPAGE & CLEARANCE	VDE RATING	UL V _{ISO}	CMTI
ISO6420DR	2	0	HIGH	SOIC (D-8)	>4mm	Basic	2500V _{RMS}	±125kV/μs typical
ISO6420FDR			LOW					
ISO6421DR		1	HIGH					
ISO6421FDR			LOW					
ISO6420DWVR	2	0	HIGH	Wide-SOIC (DWV-8)	>8.5mm	Reinforced	5000V _{RMS}	±250kV/μs typical
ISO6420FDWVR			LOW					
ISO6421DWVR		1	HIGH					
ISO6421FDWVR			LOW					

ISO64 **Xx** **Y** PKG R




Figure 4-1. Device Nomenclature

5 Pin Configuration and Functions

Pin Configuration for SOIC (D-8) and Wide-SOIC (DWV-8)





Table 5-1. Pin Functions

NAME	PIN		Type ⁽¹⁾	DESCRIPTION
	ISO6420 , ISO6420F	ISO6421 , ISO6421F		
GND1	4	4	—	Ground connection for V _{CC1}
GND2	5	5	—	Ground connection for V _{CC2}
INA	2	7	I	Input, channel A
INB	3	3	I	Input, channel B
OUTA	7	2	O	Output, channel A
OUTB	6	6	O	Output, channel B
V _{CC1}	1	1	—	Power supply, V _{CC1}
V _{CC2}	8	8	—	Power supply, V _{CC2}

(1) I = Input, O = Output

6 Specifications

6.1 Absolute Maximum Ratings

See⁽¹⁾

		MIN	MAX	UNIT
Supply voltage ⁽²⁾	V _{CC1} to GND1	-0.5	6	V
	V _{CC2} to GND2	-0.5	6	
Digital Input Voltage	INx to GNDx	-0.5	6	V
Digital Output Voltage	OUTx to GNDx	-0.5	V _{CCX} + 0.5 ⁽³⁾	V
Digital Output current	I _O	-15	15	mA
Temperature	Operating junction temperature, T _J		150	°C
	Storage temperature, T _{stg}	-65	150	°C

- (1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
- (2) All voltage values except differential I/O bus voltages are with respect to the local ground terminal (GND1 or GND2) and are peak voltage values
- (3) Maximum voltage must not exceed 6V.

6.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±2000	V
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	±1500	

- (1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
$V_{CC_RO}^{(1)}$	Supply Voltage Side 1 (Recommended Operating Range)	$V_{CC1} = 2.5V \text{ to } 5V^{(3)}$	2.25		5.5	V
	Supply Voltage Side 2 (Recommended Operating Range)	$V_{CC2} = 2.5V \text{ to } 5V^{(3)}$	2.25		5.5	V
V_{CC_UVLO+}	V_{CC} UVLO threshold when supply voltage is rising				2.24	V
V_{CC_UVLO-}	V_{CC} UVLO threshold when supply voltage is falling		1.6			V
$V_{CC_UVLO_HYS}$	V_{CC} Supply voltage UVLO hysteresis		0.1			V
$V_{IH(INX)}$	Input: High level Input voltage		$0.7 \times V_{CCI}^{(2)}$		V_{CCI}	V
$V_{IL(INX)}$	Input: Low level Input voltage		0		$0.3 \times V_{CCI}$	V
I_{OH}	Output: High level output current	$V_{CCO} = 5V^{(2)}$	-4			mA
		$V_{CCO} = 3.3V^{(2)}$	-2			mA
		$V_{CCO} = 2.5V^{(2)}$	-1			mA
I_{OL}	Output: Low level output current	$V_{CCO} = 5V^{(2)}$			4	mA
		$V_{CCO} = 3.3V^{(2)}$			2	mA
		$V_{CCO} = 2.5V^{(2)}$			1	mA
DR	Data Rate	$3.0V \leq V_{CCx} \leq 5.5V$ and $C_L \leq 15pF^{(4)}$	0		150	Mbps
		$2.25V \leq V_{CCx} < 3V$ and $C_L \leq 10pF^{(4)}$	0		150	Mbps
		$2.25V \leq V_{CCx} < 3V$ and $10pF < C_L \leq 15pF^{(4)}$	0		100	Mbps
T_A	Ambient temperature		-40	25	125	°C

- (1) V_{CC1} and V_{CC2} can be set independent of one another
(2) V_{CCI} = Input-side V_{CC} ; V_{CCO} = Output-side V_{CC}
(3) The channel outputs are in undetermined state when $V_{CC_UVLO-} \leq V_{CC1}$, $V_{CC2} < V_{CC_RO(MIN)}$.
(4) See [Section 7](#).

6.4 Thermal Information

PACKAGE	PINS	THERMAL METRIC ⁽¹⁾						UNIT
		$R_{\theta JA}$	$R_{\theta JC(top)}$	$R_{\theta JB}$	Ψ_{JT}	Ψ_{JB}	$R_{\theta JC(bot)}$	
D (SOIC)	8	139.7	80.4	87.6	38.8	85.9	NA	°C/W
DWV (Wide-SOIC)	8	128.1	65.4	86.9	40.9	84.4	NA	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application note.

6.5 Power Ratings

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
ISO6420 (default high) and ISO6420F (default low, with F suffix)						
P _D	Maximum power dissipation (both sides)	V _{CC1} = V _{CC2} = 5.5V, T _J = 150°C, C _L = 15pF, Input a 75MHz 50% duty cycle square wave			134	mW
P _{D1}	Maximum power dissipation (side-1)				31.9	mW
P _{D2}	Maximum power dissipation (side-2)				102.1	mW
ISO6421 (default high) and ISO6421F (default low, with F suffix)						
P _D	Maximum power dissipation (both sides)	V _{CC1} = V _{CC2} = 5.5V, T _J = 150°C, C _L = 15pF, Input a 75MHz 50% duty cycle square wave			142	mW
P _{D1}	Maximum power dissipation (side-1)				71	mW
P _{D2}	Maximum power dissipation (side-2)				71	mW

6.6 Safety-Related Certifications

VDE	CSA	UL	CQC	TUV
Plan to certify according to DIN EN IEC 60747-17 (VDE 0884-17)	Plan to certify according to IEC 62368-1, IEC 61010-1 and IEC 60601	Plan to certify according to UL 1577 Component Recognition Program	Plan to certify according to GB4943.1	Plan to certify according to EN 61010-1 and EN 62368-1
Certificate planned	Certificate planned	Certificate planned	Certificate planned	Certificate planned

6.7 Safety Limiting Values

Safety limiting⁽¹⁾ intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
D-8 Package						
I _S	Safety input, output, or supply current	R _{θJA} = 139.7°C/W, V _I = 5.5V, T _J = 150°C, T _A = 25°C			162.7	mA
		R _{θJA} = 139.7°C/W, V _I = 3.6V, T _J = 150°C, T _A = 25°C			248.5	mA
		R _{θJA} = 139.7°C/W, V _I = 2.75V, T _J = 150°C, T _A = 25°C			325.4	
P _S	Safety input, output, or total power	R _{θJA} = 139.7°C/W, T _J = 150°C, T _A = 25°C			894.8	mW
T _S	Maximum safety temperature				150	°C
DWV-8 Package						
I _S	Safety input, output, or supply current	R _{θJA} = 128.1°C/W, V _I = 5.5V, T _J = 150°C, T _A = 25°C			177.4	mA
I _S	Safety input, output, or supply current	R _{θJA} = 128.1°C/W, V _I = 3.6V, T _J = 150°C, T _A = 25°C			271.1	mA
I _S	Safety input, output, or supply current	R _{θJA} = 128.1°C/W, V _I = 2.75V, T _J = 150°C, T _A = 25°C			354.8	mA
P _S	Safety input, output, or total power	R _{θJA} = 128.1°C/W, T _J = 150°C, T _A = 25°C			975.8	mW
T _S	Maximum safety temperature				150	°C

- (1) The maximum safety temperature, T_S, has the same value as the maximum junction temperature, T_J, specified for the device. The I_S and P_S parameters represent the safety current and safety power respectively. The maximum limits of I_S and P_S should not be exceeded. These limits vary with the ambient temperature, T_A.
The junction-to-air thermal resistance, R_{θJA}, in the table is that of a device installed on a high-K test board for leaded surface-mount packages. Use these equations to calculate the value for each parameter:
T_J = T_A + R_{θJA} × P, where P is the power dissipated in the device.
T_{J(max)} = T_S = T_A + R_{θJA} × P_S, where T_{J(max)} is the maximum allowed junction temperature.
P_S = I_S × V_I, where V_I is the maximum input voltage.

6.8 Electrical Characteristics—5V Supply

$V_{CC1} = V_{CC2} = 5V \pm 10\%$ (over recommended operating conditions unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{OH(OUTx)}$	OUTx (output) high-level output voltage	$I_{OH} = -4mA$; See Section 7	$V_{CCO} - 0.4$ ⁽¹⁾			V
$V_{OL(OUTx)}$	OUTx (output) low-level output voltage	$I_{OL} = 4mA$; See Section 7			0.4	
$V_{IT+(INx)}$	INx (input) switching threshold voltage, rising			$0.7 \times V_{CCI}$ ⁽¹⁾		
$V_{IT-(INx)}$	INx (input) switching threshold voltage, falling		$0.3 \times V_{CCI}$			
$V_{I_HYS(INx)}$	INx (input) switching threshold voltage hysteresis		$0.1 \times V_{CCI}$			
$I_{I(INx)}$	INx (input) input current (default high device)	HIGH Input Current: $V_{IH} = V_{CCI}$ ⁽¹⁾ at INx (leakage current)			1	μA
		LOW Input Current: $V_{IL} = 0V$ at INx (leakage and current through default high pull-up resistance)	-10			
	INx (input) input current (default low device, with F suffix)	HIGH Input Current: $V_{IH} = V_{CCI}$ ⁽¹⁾ at INx (leakage and current through default low pull-down resistance)			10	
		LOW Input Current: $V_{IL} = 0V$ at INx (leakage current)	-1			
CMTI_R	Common mode transient immunity, device rated for reinforced isolation (DWV Package)	$V_I = V_{CC}$ or $0V$, $V_{CM} = 1200V$; See Section 7		250		kV/ μs
CMTI_B	Common mode transient immunity, device rated for basic isolation (D Package)	$V_I = V_{CC}$ or $0V$, $V_{CM} = 1200V$; See Section 7		125		kV/ μs
C_i	Input Capacitance ⁽²⁾	$V_I = V_{CC}/2 + 0.4 \times \sin(2\pi ft)$, $f = 2MHz$, $V_{CC} = 5V$		1.5		pF

(1) V_{CCI} = Input-side V_{CC} ; V_{CCO} = Output-side V_{CC}

(2) Measured from input pin to same side ground.

6.9 Supply Current Characteristics—5V Supply

$V_{CC1} = V_{CC2} = 5V \pm 10\%$ (over recommended operating conditions unless otherwise noted)

PARAMETER	TEST CONDITIONS		SUPPLY CURRENT	MIN	TYP	MAX	UNIT
ISO6420 (default high) and ISO6420F (default low, with F suffix)							
Supply current - DC signal	$V_I = V_{CC1}$ ⁽¹⁾ (default high); $V_I = 0V$ (default low, with F suffix)		I_{CC1}		1.7	2.5	mA
			I_{CC2}		0.7	0.9	
	$V_I = 0V$ (default high); $V_I = V_{CC1}$ (default low, with F suffix)		I_{CC1}		5.3	6.6	
			I_{CC2}		0.6	0.75	
Supply current - AC signal	All channels switching with square wave clock input; $C_L = 15pF$	1Mbps	I_{CC1}		3.8	4.45	
			I_{CC2}		0.8	0.95	
		10Mbps	I_{CC1}		3.8	4.55	
			I_{CC2}		1.7	2	
		100Mbps	I_{CC1}		4.2	5.05	
			I_{CC2}		10.9	12.5	
ISO6421 (default high) and ISO6421F (default low, with F suffix)							
Supply current - DC signal	$V_I = V_{CC1}$ ⁽¹⁾ (default high); $V_I = 0V$ (default low, with F suffix)		I_{CC1}, I_{CC2}		1.7	2.45	mA
	$V_I = 0V$ (default high); $V_I = V_{CC1}$ (default low, with F suffix)		I_{CC1}, I_{CC2}		3.6	4.4	
Supply current - AC signal	All channels switching with square wave clock input; $C_L = 15pF$	1Mbps	I_{CC1}, I_{CC2}		2.8	3.4	
		10Mbps	I_{CC1}, I_{CC2}		3.3	3.95	
		100Mbps	I_{CC1}, I_{CC2}		8.2	9.4	

(1) $V_{CCI} = \text{Input-side } V_{CC}$

6.10 Electrical Characteristics—3.3V Supply

$V_{CC1} = V_{CC2} = 3.3V \pm 10\%$ (over recommended operating conditions unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{OH(OUTx)}	OUTx (output) high-level output voltage	I _{OH} = -2mA; See Section 7	V _{CCO} - 0.2 ⁽¹⁾			V
V _{OL(OUTx)}	OUTx (output) low-level output voltage	I _{OL} = 2mA; See Section 7	0.2			
V _{IT+(INx)}	INx (input) switching threshold voltage, rising		0.7 x V _{CCI} ⁽¹⁾			
V _{IT-(INx)}	INx (input) switching threshold voltage, falling		0.3 x V _{CCI}			
V _{I_HYS(INx)}	INx (input) switching threshold voltage hysteresis		0.1 x V _{CCI}			
I _{I(INx)}	INx (input) input current (default high device)	HIGH Input Current: V _{IH} = V _{CCI} ⁽¹⁾ at INx (leakage current)	1			μA
		LOW Input Current: V _{IL} = 0V at INx (leakage and current through default high pull-up resistance)	-10			
	INx (input) input current (default low device, with F suffix)	HIGH Input Current: V _{IH} = V _{CCI} ⁽¹⁾ at INx (leakage and current through default low pull-down resistance)	10			
		LOW Input Current: V _{IL} = 0V at INx (leakage current)	-1			
CMTI_R	Common mode transient immunity, device rated for reinforced isolation (DWV Package)	V _I = V _{CC} or 0V, V _{CM} = 1200V; See Section 7	250			kV/μs
CMTI_B	Common mode transient immunity, device rated for basic isolation (D Package)	V _I = V _{CC} or 0V, V _{CM} = 1200V; See Section 7	125			kV/μs
C _i	Input Capacitance ⁽²⁾	V _I = V _{CC} / 2 + 0.4×sin(2πft), f = 2MHz, V _{CC} = 3.3V	1.5			pF

(1) V_{CCI} = Input-side V_{CC} ; V_{CCO} = Output-side V_{CC}

(2) Measured from input pin to same side ground.

6.11 Supply Current Characteristics—3.3V Supply

$V_{CC1} = V_{CC2} = 3.3V \pm 10\%$ (over recommended operating conditions unless otherwise noted)

PARAMETER	TEST CONDITIONS		SUPPLY CURRENT	MIN	TYP	MAX	UNIT
ISO6420 (default high) and ISO6420F (default low, with F suffix)							
Supply current - DC signal	$V_I = V_{CC1}$ ⁽¹⁾ (default high); $V_I = 0V$ (default low, with F suffix)		I_{CC1}		1.7	2.45	mA
			I_{CC2}		0.7	0.85	
	$V_I = 0V$ (default high); $V_I = V_{CC1}$ (default low, with F suffix)		I_{CC1}		5.3	6.55	
			I_{CC2}		0.6	0.7	
Supply current - AC signal	All channels switching with square wave clock input; $C_L = 15pF$	1Mbps	I_{CC1}		3.8	4.4	
			I_{CC2}		0.7	0.85	
		10Mbps	I_{CC1}		3.8	4.5	
		10Mbps	I_{CC2}		1.3	1.55	
		100Mbps	I_{CC1}		4.1	4.85	
		100Mbps	I_{CC2}		7.5	8.5	
ISO6421 (default high) and ISO6421F (default low, with F suffix)							
Supply current - DC signal	$V_I = V_{CC1}$ ⁽¹⁾ (default high); $V_I = 0V$ (default low, with F suffix)		I_{CC1}, I_{CC2}		1.7	2.4	mA
			I_{CC1}, I_{CC2}		3.6	4.35	
Supply current - AC signal	All channels switching with square wave clock input; $C_L = 15pF$	1Mbps	I_{CC1}, I_{CC2}		2.8	3.35	
		10Mbps	I_{CC1}, I_{CC2}		3.1	3.7	
		100Mbps	I_{CC1}, I_{CC2}		6.3	7.3	

(1) $V_{CCI} = \text{Input-side } V_{CC}$

6.12 Electrical Characteristics—2.5V Supply

$V_{CC1} = V_{CC2} = 2.5V \pm 10\%$ (over recommended operating conditions unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{OH(OUTx)}$	OUTx (output) high-level output voltage	$I_{OH} = -1mA$; See Section 7	$V_{CCO} - 0.1$ ⁽¹⁾			V
$V_{OL(OUTx)}$	OUTx (output) low-level output voltage	$I_{OL} = 1mA$; See Section 7			0.1	
$V_{IT+(INx)}$	INx (input) switching threshold voltage, rising			$0.7 \times V_{CCI}$ ⁽¹⁾		
$V_{IT-(INx)}$	INx (input) switching threshold voltage, falling		$0.3 \times V_{CCI}$			
$V_{I_HYS(INx)}$	INx (input) switching threshold voltage hysteresis		$0.1 \times V_{CCI}$			
$I_{I(INx)}$	INx (input) input current (default high device)	HIGH Input Current: $V_{IH} = V_{CCI}$ ⁽¹⁾ at INx (leakage current)			1	μA
		LOW Input Current: $V_{IL} = 0V$ at INx (leakage and current through default high pull-up resistance)	-10			
	INx (input) input current (default low device, with F suffix)	HIGH Input Current: $V_{IH} = V_{CCI}$ ⁽¹⁾ at INx (leakage and current through default low pull-down resistance)			10	
		LOW Input Current: $V_{IL} = 0V$ at INx (leakage current)	-1			
CMTI_R	Common mode transient immunity, device rated for reinforced isolation (DWV Package)	$V_I = V_{CC}$ or $0V$, $V_{CM} = 1200V$; See Section 7		250		kV/ μs
CMTI_B	Common mode transient immunity, device rated for basic isolation (D Package)	$V_I = V_{CC}$ or $0V$, $V_{CM} = 1200V$; See Section 7		125		kV/ μs
C_i	Input Capacitance ⁽²⁾	$V_I = V_{CC}/2 + 0.4 \times \sin(2\pi ft)$, $f = 2MHz$, $V_{CC} = 2.5V$		1.5		pF

(1) V_{CCI} = Input-side V_{CC} ; V_{CCO} = Output-side V_{CC}

(2) Measured from input pin to same side ground.

6.13 Supply Current Characteristics—2.5V Supply

$V_{CC1} = V_{CC2} = 2.5V \pm 10\%$ (over recommended operating conditions unless otherwise noted)

PARAMETER	TEST CONDITIONS		SUPPLY CURRENT	MIN	TYP	MAX	UNIT
ISO6420 (default high) and ISO6420F (default low, with F suffix)							
Supply current - DC signal	$V_I = V_{CC1}$ ⁽¹⁾ (default high); $V_I = 0V$ (default low, with F suffix)		I_{CC1}		1.7	2.45	mA
			I_{CC2}		0.7	0.85	
	$V_I = 0V$ (default high); $V_I = V_{CC1}$ (default low, with F suffix)		I_{CC1}		5.3	6.5	
			I_{CC2}		0.6	0.7	
Supply current - AC signal	All channels switching with square wave clock input; $C_L = 15pF$	1Mbps	I_{CC1}		3.8	4.4	
			I_{CC2}		0.7	0.85	
		10Mbps	I_{CC1}		3.8	4.45	
			I_{CC2}		1.2	1.35	
		100Mbps	I_{CC1}		4.1	4.75	
			I_{CC2}		5.9	6.7	
ISO6421 (default high) and ISO6421F (default low, with F suffix)							
Supply current - DC signal	$V_I = V_{CC1}$ ⁽¹⁾ (default high); $V_I = 0V$ (default low, with F suffix)		I_{CC1}, I_{CC2}		1.7	2.4	mA
			I_{CC1}, I_{CC2}		3.5	4.35	
Supply current - AC signal	All channels switching with square wave clock input; $C_L = 15pF$	1Mbps	I_{CC1}, I_{CC2}		2.8	3.35	
		10Mbps	I_{CC1}, I_{CC2}		3.1	3.6	
		100Mbps	I_{CC1}, I_{CC2}		5.5	6.35	

(1) $V_{CCI} = \text{Input-side } V_{CC}$

6.14 Switching Characteristics—5V Supply

$V_{CC1} = V_{CC2} = 5V \pm 10\%$ (over recommended operating conditions unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{PLH}, t_{PHL}	Propagation delay time	at 100kbps	4	6.2	10	ns
PWD	Pulse width distortion ⁽¹⁾ $ t_{PHL} - t_{PLH} $	See Section 7		0.03	1.8	ns
$t_{sk(o)}$	Channel-to-channel output skew time ⁽²⁾	Same-direction channels			1.5	ns
$t_{sk(pp)}$	Part-to-part skew time ⁽³⁾				3	ns
t_r	Output signal rise time	See Section 7			3	ns
t_f	Output signal fall time				3	ns
t_{PU}	Time from V_{CC} UVLO to valid output data	V_{CC} ramp < 1 μ s			90	μ s
t_{DO}	Default output delay time from input power loss	Measured from the time V_{CC} goes below $V_{CC_UVLO-(MIN)}$. See Section 7		0.045	0.1	μ s
t_{ie}	Time interval error	$2^{16} - 1$ PRBS data at 100Mbps		0.23		ns

- (1) Also known as pulse skew.
- (2) $t_{sk(o)}$ is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.
- (3) $t_{sk(pp)}$ is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.

6.15 Switching Characteristics—3.3V Supply

$V_{CC1} = V_{CC2} = 3.3V \pm 10\%$ (over recommended operating conditions unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{PLH} , t_{PHL}	Propagation delay time	at 100kbps	4	7	12	ns
PWD	Pulse width distortion ⁽¹⁾ $ t_{PHL} - t_{PLH} $	See Section 7		0.26	2.2	ns
$t_{sk(o)}$	Channel-to-channel output skew time ⁽²⁾	Same-direction channels			1.5	ns
$t_{sk(pp)}$	Part-to-part skew time ⁽³⁾				3	ns
t_r	Output signal rise time	See Section 7			4	ns
t_f	Output signal fall time				4	ns
t_{PU}	Time from V_{CC} UVLO to valid output data	V_{CC} ramp $< 1\mu s$			70	μs
t_{DO}	Default output delay time from input power loss	Measured from the time V_{CC} goes below $V_{CC_UVLO-(MIN)}$. See Section 7		0.045	0.1	μs
t_{ie}	Time interval error	$2^{16} - 1$ PRBS data at 100Mbps		0.2		ns

- (1) Also known as pulse skew.
 (2) $t_{sk(o)}$ is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.
 (3) $t_{sk(pp)}$ is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.

6.16 Switching Characteristics—2.5V Supply

$V_{CC1} = V_{CC2} = 2.5V \pm 10\%$ (over recommended operating conditions unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{PLH}, t_{PHL}	Propagation delay time	at 100kbps	5	8.4	14.5	ns
PWD	Pulse width distortion ⁽¹⁾ $ t_{PHL} - t_{PLH} $	See Section 7		0.5	2.6	ns
$t_{sk(o)}$	Channel-to-channel output skew time ⁽²⁾	Same-direction channels			1.5	ns
$t_{sk(pp)}$	Part-to-part skew time ⁽³⁾				3	ns
t_r	Output signal rise time	See Section 7			5	ns
t_f	Output signal fall time				5	ns
t_{PU}	Time from V_{CC} UVLO to valid output data	V_{CC} ramp < 1 μ s			80	μ s
t_{DO}	Default output delay time from input power loss	Measured from the time V_{CC} goes below $V_{CC_UVLO-(MIN)}$. See Section 7		0.047	0.1	μ s
t_{ie}	Time interval error	$2^{16} - 1$ PRBS data at 100Mbps		0.22		ns

- (1) Also known as pulse skew.
(2) $t_{sk(o)}$ is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.
(3) $t_{sk(pp)}$ is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.

6.17 Insulation Characteristics Curves

Insulation Characteristics Curves for SOIC (D-8) Package




Figure 6-1. Thermal Derating Curve for Safety Limiting Current for SOIC (D-8) Package




Figure 6-2. Thermal Derating Curve for Safety Limiting Power for SOIC (D-8) Package

Insulation Characteristics Curves for Wide-SOIC (DWV-8) Package




Figure 6-3. Thermal Derating Curve for Safety Limiting Current for Wide-SOIC (DWV-8) Package






Figure 6-4. Thermal Derating Curve for Safety Limiting Power for Wide-SOIC (DWV-8) Package

7 Parameter Measurement Information




- A. The input pulse is supplied by a generator having the following characteristics: PRR ≤ 50kHz, 50% duty cycle, $t_r \leq 1\text{ns}$, $t_f \leq 1\text{ns}$, $Z_0 = 50\Omega$. At the input, 50Ω resistor is required to terminate INx (input) generator signal. The 50Ω resistor is not needed in the actual application.
- B. $C_L = 15\text{pF}$ and includes instrumentation and fixture capacitance within $\pm 20\%$.

Figure 7-1. Switching Characteristics Test Circuit and Voltage Waveforms



- A. $C_L = 15\text{pF}$ and includes instrumentation and fixture capacitance within $\pm 20\%$.
- B. Power Supply Ramp Rate = 10mV/ns

Figure 7-2. Default Output Delay Time Test Circuit and Voltage Waveforms



- A. $C_L = 15\text{pF}$ and includes instrumentation and fixture capacitance within $\pm 20\%$.

Figure 7-3. Common-Mode Transient Immunity Test Circuit

8 Detailed Description

8.1 Overview

The ISO642x family of devices have an ON-OFF keying (OOK) modulation scheme to transmit the digital data across a silicon dioxide based isolation barrier.

The transmitter sends a high frequency carrier across the barrier to represent one digital state and sends no signal to represent the other digital state. The receiver demodulates the signal after advanced signal conditioning and produces the output through a buffer stage. The ISO642x devices also incorporate advanced circuit techniques to maximize the CMTI performance and minimize the radiated emissions due to the high frequency carrier and IO buffer switching.

8.2 Functional Block Diagram




Figure 8-1. Conceptual Block Diagram of an OOK Based Digital Isolator

Figure 8-2 shows a conceptual detail of how the ON-OFF keying scheme works.




Figure 8-2. On-Off Keying (OOK) Based Modulation Scheme

8.3 Feature Description

Table 8-1 provides an overview of the device features.

Table 8-1. Device Features

PART NUMBER	CHANNEL DIRECTION	MAXIMUM DATA RATE	DEFAULT OUTPUT	PACKAGE
ISO6420	2 Forward 0 Reverse	150Mbps	High	D-8 , DWV-8
ISO6420F	2 Forward 0 Reverse	150Mbps	Low	D-8 , DWV-8
ISO6421	1 Forward 1 Reverse	150Mbps	High	D-8 , DWV-8
ISO6421F	1 Forward 1 Reverse	150Mbps	Low	D-8 , DWV-8

8.3.1 Electromagnetic Compatibility (EMC) Considerations

Many applications in harsh industrial environment are sensitive to disturbances such as electrostatic discharge (ESD), electrical fast transient (EFT), surge and electromagnetic emissions. These electromagnetic disturbances are defined and tested by international standards such as IEC 61000-4-x and CISPR 32. Although system-level performance and reliability depends, to a large extent, on the application board design and layout, the ISO642x family of devices incorporates many chip-level design techniques to help overall system robustness.

8.4 Device Functional Modes

The following table lists the functional modes for the ISO642x devices.

Table 8-2. Function Table

V _{CCI} ⁽¹⁾	V _{CCO}	INPUT (IN _x)	OUTPUT (OUT _x)	COMMENTS
PU	PU	H	H	Normal Operation: A channel output assumes the logic state of the input.
		L	L	
		Open	Default	Default mode: When IN _x is open, the corresponding channel output goes to the default logic state. Default is <i>High</i> for ISO642x and <i>Low</i> for ISO642xF (with F suffix).
PD	PU	X	Default	Default mode: When V _{CCI} is unpowered, a channel output assumes the logic state based on the selected default option. Default is <i>High</i> for ISO642x and <i>Low</i> for ISO642xF (with F suffix). When V _{CCI} transitions from unpowered to powered-up, a channel output assumes the logic state of the input. When V _{CCI} transitions from powered-up to unpowered, channel output assumes the selected default state.
X	PD	X	Undetermined	When V _{CCO} is unpowered, a channel output is undetermined ⁽²⁾ . When V _{CCO} transitions from unpowered to powered-up, a channel output assumes the logic state of the input.

(1) V_{CCI} = Input-side V_{CC}; V_{CCO} = Output-side V_{CC}; PU = Powered up (V_{CC} ≥ V_{CC_RO(MIN)}); PD = Powered down (V_{CC} ≤ V_{CC_UVLO-}); X = Irrelevant; H = High level; L = Low level; Z = High Impedance

(2) The outputs are in undetermined state when V_{CC_UVLO-} ≤ V_{CCI} or V_{CCO} < V_{CC} ≥ V_{CC_RO(MIN)}.

8.5 Device I/O Schematics




Figure 8-3. Input (INx) Default High (Device Without F Suffix Device) Schematics




Figure 8-4. Input (INx) Default Low (Device With F Suffix Device) Schematics




Figure 8-5. Output (OUTx) Schematics

8.5.1 Overvoltage Tolerant Input

The input pins of this device, INx, support input signal voltage in excess of the supply voltage (V_{CCI}) on the input side of the device as long as the voltage on the inputs remains below the voltages listed in the [Recommended Operating Conditions](#), and [Absolute Maximum Ratings](#).

This allows the device to support input signal voltages on the inputs when the input supply, V_{CCI} , is unpowered. In this use case, the outputs transition to the default output state when the input side no longer has a valid supply.

These inputs also provide the capability of the inputs to down translate input signal voltages up to the V_{IMAX} in the [Recommended Operating Conditions](#). For example, an input signal 5V high-level can be used while V_{CCI} is operating a 3.3V.

9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The ISO642x devices are high-performance, low power, dual-channel digital isolators. The ISO642x devices use single-ended CMOS-logic switching technology.

The supply voltage range is from 2.25V to 5.5V for both supplies, V_{CC1} and V_{CC2} . Since an isolation barrier separates the two sides, each side can be sourced independently with any voltage within the [Recommended Operating Conditions](#). As an example, supplying ISO642x V_{CC1} with 3.3V (which is within 2.25V to 5.5V) and V_{CC2} with 5V (which is also within 2.25V to 5.5V) is possible. You can use the digital isolator as a logic-level translator in addition to providing isolation. When designing with digital isolators, keep in mind that because of the single-ended design structure, digital isolators do not conform to any specific interface standard and are only intended for isolating single-ended CMOS or TTL digital signal lines. The isolator is typically placed between the data controller (that is, MCU or FPGA), and a data converter or a line transceiver, regardless of the interface type or standard.

9.2 Typical Application

Figure 9-1 shows the Universal Asynchronous Receiver/Transmitter (UART).




Figure 9-1. 2 Channel Typical Application

9.2.1 Design Requirements

To design with these devices, use the parameters listed in [Table 9-1](#).

Table 9-1. Design Parameters

PARAMETER	VALUE
Supply voltage, V_{CC1} and V_{CC2}	2.25V to 5.5V
Decoupling capacitor between V_{CC1} and GND1	0.1 μ F
Decoupling capacitor from V_{CC2} and GND2	0.1 μ F

9.2.2 Detailed Design Procedure

Unlike optocouplers, which require external components to improve performance, provide bias, or limit current, the ISO642x family of devices only require two external bypass capacitors to operate.





Figure 9-2. Typical ISO642x Circuit


9.2.3 Application Curve

The following typical eye diagrams of the ISO642x family of devices indicates low jitter and wide open eye at 100Mbps.




Horizontal 2ns / division, Vertical 1V / division.

**Figure 9-3. ISO642x Eye Diagram at 100Mbps
PRBS $2^{16} - 1$, 5V and 25°C**



Horizontal 2ns / division, Vertical 500mV / division.

**Figure 9-4. ISO642x Eye Diagram at 100Mbps
PRBS $2^{16} - 1$, 3.3V and 25°C**



Horizontal 2ns / division, Vertical 500mV / division.

Figure 9-5. ISO642x Eye Diagram at 100Mbps PRBS $2^{16} - 1$, 2.5V and 25°C

9.3 Power Supply Recommendations

To provide reliable operation at data rates and supply voltages, a 0.1µF bypass capacitor is recommended at the input and output supply pins (V_{CC1} and V_{CC2}). The capacitors must be placed as close to the supply pins as possible. If only a single primary-side power supply is available in an application, isolated power can be generated for the secondary-side with the help of a transformer driver. For industrial applications, please use Texas Instruments' [SN6501](#) or [SN6505B](#). For such applications, detailed power supply design and transformer selection recommendations are available in [SN6501 Transformer Driver for Isolated Power Supplies](#) or [SN6505B Low-noise, 1A Transformer Drivers for Isolated Power Supplies](#).

9.4 Layout

9.4.1 Layout Guidelines

A minimum of two layers is required to accomplish a cost optimized and low EMI PCB design. To further improve EMI, a four layer board can be used (see [Layout Example Schematic](#)). Layer stacking for a four layer board must be in the following order (top-to-bottom): high-speed signal layer, ground plane, power plane and low-frequency signal layer.

- Routing the high-speed traces on the top layer avoids the use of vias (and the introduction of the inductances) and allows for clean interconnects between the isolator and the transmitter and receiver circuits of the data link.
- Placing a solid ground plane next to the high-speed signal layer establishes controlled impedance for transmission line interconnects and provides an excellent low-inductance path for the return current flow.
- Placing the power plane next to the ground plane creates additional high-frequency bypass capacitance of approximately 100pF/inch².
- Routing the slower speed control signals on the bottom layer allows for greater flexibility as these signal links typically have margin to tolerate discontinuities such as vias.

If an additional supply voltage plane or signal layer is needed, add a second power or ground plane system to the stack to keep the planes symmetrical. This design makes the stack mechanically stable and prevents warping. Also the power and ground plane of each power system can be placed closer together, thus increasing the high-frequency bypass capacitance significantly.

For detailed layout recommendations, refer to the [Digital Isolator Design Guide](#) application note.

9.4.2 Layout Example




Figure 9-6. Layout Example




Figure 9-7. Layout Example PCB cross section

10 Device and Documentation Support

10.1 Documentation Support

10.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, [ISO6420 Technical Documents](#)
- Texas Instruments, [ISO6421 Technical Documents](#)
- Texas Instruments, [Digital Isolator Design Guide](#), application note
- Texas Instruments, [Digital Isolator Design Guide](#), application note
- Texas Instruments, [Isolation Glossary](#), application note
- Texas Instruments, [How to use isolation to improve ESD, EFT, and Surge immunity in industrial systems](#), application note
- Texas Instruments, [SN6501 Transformer Driver for Isolated Power Supplies](#), data sheet

10.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](#). Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

10.3 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

10.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

10.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.6 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

11 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
August 2025	*	Initial Release

12 Mechanical, Packaging, and Orderable Information


The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



D0008B

PACKAGE OUTLINE
SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:


1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15], per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.

EXAMPLE BOARD LAYOUT

D0008B

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

D0008B

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)


8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

PACKAGE OUTLINE

DWV0008A

SOIC - 2.8 mm max height

SOIC



NOTES:


1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.

EXAMPLE BOARD LAYOUT

DWV0008A

SOIC - 2.8 mm max height

SOIC



NOTES: (continued)


5. Publication IPC-7351 may have alternate designs.
6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DWV0008A

SOIC - 2.8 mm max height

SOIC



4218796/A 09/2013

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
XISO6420DR	Active	Preproduction	SOIC (D) 8	2500 LARGE T&R	-	Call TI	Call TI	-40 to 125	
XISO6420FDR	Active	Preproduction	SOIC (D) 8	2500 LARGE T&R	-	Call TI	Call TI	-40 to 125	
XISO6421DR	Active	Preproduction	SOIC (D) 8	2500 LARGE T&R	-	Call TI	Call TI	-40 to 125	
XISO6421FDR	Active	Preproduction	SOIC (D) 8	2500 LARGE T&R	-	Call TI	Call TI	-40 to 125	

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2025, Texas Instruments Incorporated