

# ESD321 1-Channel 30kV ESD Protection Diode with Low Capacitance (< 1pF) in 0402 and SOD-523 Packages

#### 1 Features

- IEC 61000-4-2 Level 4 ESD protection:
  - ±30kV contact discharge
  - ±30kV air gap discharge
- IEC 61000-4-4 EFT protection:
  - 80A (5/50ns)
- IEC 61000-4-5 surge protection:
  - 6A (8/20µs)
- IO capacitance: 0.9pF (typical)
- DC breakdown voltage: 4.5V (minimum)
- Low leakage current: 0.1nA (typical)
- Extremely Low ESD clamping voltage:
  - 6.8V at 16A TLP (I/O to GND)
  - $R_{DYN}$ : 0.13 $\Omega$  (I/O to GND)
- Industrial temperature range: -40°C to +125°C
- Industry standard 0402 (DFN1006P2) and SOD-523 packages

# 2 Applications

- End equipment:
  - Wearables
  - Industrial and service robots
  - Laptops and desktops
  - Mobile and tablets
  - Set-top boxes
  - DVR and NVR
  - TV and monitors
  - EPOS (electronic point of sale)
- Interfaces:
  - USB 2.0/1.1
  - **GPIO**
  - Ethernet 10/100/1000 Mbps
  - **Pushbuttons**
  - **Audio**

### 3 Description

The ESD321 is a uni-directional TVS ESD protection diode featuring low dynamic resistance and low clamping voltage. The ESD321 is rated to dissipate ESD strikes up to ±30kV per the IEC 61000-4-2 international standard (greater than Level 4).


The ultra-low dynamic resistance  $(0.13\Omega)$  and extremely low clamping voltage (6.8V at 16A TLP) ensure system level protection against transient events. This device has a low capacitance of 0.9pF IO capacitance making it suitable for protecting interfaces such as USB 2.0 and Ethernet 10/100/1000Mbps.

The ESD321 is offered in the industry standard 0402 (DPY/DFN1006P2) and SOD-523 (DYA) packages.

**Package Information** 

PART NUMBER	PACKAGE <sup>(1)</sup>	PACKAGE SIZE(2)
ESD321	DPY (X1SON, 2)	1mm × 0.6mm
E3D321	DYA (SOD-523, 2)	1.6mm × 0.8mm

- For all available packages, see the orderable addendum at the end of the data sheet.
- The package size (length × width) is a nominal value and includes pins, where applicable.



Typical USB 2.0 Application Schematic



# **Table of Contents**

1 Features	1	6.4 Device Functional Modes	8
2 Applications		7 Application and Implementation	9
3 Description		7.1 Application Information	ç
4 Pin Configuration and Functions	3	7.2 Typical Application	
5 Specifications	4	7.3 Power Supply Recommendations	
5.1 Absolute Maximum Ratings	4	7.4 Layout	10
5.2 ESD Ratings – JEDEC Specifications		8 Device and Documentation Support	
5.3 ESD Ratings – IEC Specifications	4	8.1 Documentation Support	12
5.4 Recommended Operating Conditions	4	8.2 Receiving Notification of Documentation Updates.	12
5.5 Thermal Information	4	8.3 Support Resources	12
5.6 Electrical Characteristics	5	8.4 Trademarks	12
5.7 Typical Characteristics		8.5 Electrostatic Discharge Caution	12
6 Detailed Description	8	8.6 Glossary	12
6.1 Overview		9 Revision History	
6.2 Functional Block Diagram	8	10 Mechanical, Packaging, and Orderable	
6.3 Feature Description	8	Information	13
6.2 Functional Block Diagram	8	10 Mechanical, Packaging, and Orderable	

# 4 Pin Configuration and Functions




Figure 4-1. DPY Package, 2-Pin X1SON (Top View)

**Table 4-1. Pin Functions** 

PIN		TYPE <sup>(1)</sup>	DESCRIPTION	
NAME	DPY	IIFE'	DESCRIPTION	
Ю	1	I/O	ESD Protected Channel. Connect to the line being protected.	
GND	2	GND	Connect to ground.	




Figure 4-2. DYA Package, 2-Pin SOD-523 (Top View)

**Table 4-2. Pin Functions** 

PIN		TYPE <sup>(1)</sup>	DESCRIPTION	
NAME			DESCRIPTION	
Ю	2	I/O	ESD Protected Channel. Connect to the line being protected.	
GND	1	GND	Connect to ground.	

(1) I = input, O = output, GND = ground



## **5 Specifications**

### 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
Electrical Fast Transient	IEC 61000-4-4 Peak Current at 25 °C		80	Α
Comma Duda a	IEC 61000-4-5 Surge (tp 8/20µs) Peak Power at 25 °C		40	W
Surge Pulse	IEC 61000-4-5 Surge (tp 8/20µs) Peak Current at 25 °C		6	Α
T <sub>A</sub>	Operating free-air temperature	-40	125	°C
T <sub>stg</sub>	Storage temperature	<del>-</del> 65	155	°C

<sup>(1)</sup> Stresses beyond those listed under Section 5.1 may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Section 5.4. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 5.2 ESD Ratings - JEDEC Specifications

			VALUE	UNIT
V	Clastrostatia dia sharga	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins <sup>(1)</sup>	±2500	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	±1000	<b>v</b>

- (1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.
- 2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

# 5.3 ESD Ratings – IEC Specifications

			VALUE	UNIT
V	Electrostatic discharge	IEC 61000-4-2 Contact Discharge, all pins	±30000	V
V <sub>(ESD)</sub> Elect	Electiostatic discharge	IEC 61000-4-2 Air Discharge, all pins	±30000	

### **5.4 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
V <sub>IN</sub>	Input voltage	0	3.6	V
T <sub>A</sub>	Operating Free Air Temperature	-40	125	°C

#### 5.5 Thermal Information

		ESI		
	THERMAL METRIC (1)	DYA (SOD-523)	DPY (X1SON)	UNIT
		2 Pins	2 Pins	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	774.7	437.8	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	462.3	249.5	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	541.1	169.2	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	164.4	99.3	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	534.6	168.6	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

Product Folder Links: ESD321



### 5.6 Electrical Characteristics

At TA = 25°C unless otherwise noted


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>RWM</sub>	Reverse stand-off voltage	I <sub>IO</sub> < 50nA, across operating temperature range			3.6	V
I <sub>LEAKAGE</sub>	Leakage current at 3.6V	V <sub>IO</sub> = 3.6V, I/O to GND		0.1	10	nA
$V_{BRF}$	Breakdown voltage, I/O to GND <sup>(1)</sup>	I <sub>IO</sub> = 1mA	4.5		7.5	V
$V_{FWD}$	Forward Voltage, GND to I/O (1)	I <sub>IO</sub> = 1mA		0.8		V
V <sub>HOLD</sub>	Holding voltage, I/O to GND (2)	I <sub>IO</sub> = 1mA		5.1		V
	Clamping voltage	I <sub>PP</sub> = 6A (8/20μs Surge), I/O to GND		6.3		V
V <sub>CLAMP</sub>		I <sub>PP</sub> = 16A (100ns TLP), I/O to GND		6.8		V
		I <sub>PP</sub> = 16A (100ns TLP), GND to I/O		4.7		V
В	Dunamia registance	I/O to GND, 100ns TLP, between 10 to 20A I <sub>PP</sub>		0.13		Ω
$R_{DYN}$	Dynamic resistance	GND to I/O , 100ns TLP, between 10 to 20A I <sub>PP</sub>		0.2		
C <sub>LINE</sub>	Line capacitance, IO to GND	V <sub>IO</sub> = 0V, V <sub>p-p</sub> = 30mV, f = 1MHz		0.9	1.1	pF

<sup>(1)</sup> V<sub>BRF</sub> and V<sub>BRR</sub> are defined as the voltage obtained at 1mA when sweeping the voltage up, before the device latches into the snapback state

<sup>(2)</sup> V<sub>HOLD</sub> is defined as the voltage when 1mA is applied, after the device has successfully latched into the snapback state.




# 5.7 Typical Characteristics





# 5.7 Typical Characteristics (continued)



## **6 Detailed Description**

#### 6.1 Overview

The ESD321 is a low capacitance uni-directional ESD Protection Diode with a low clamping voltage. This device can dissipate ESD strikes up to ±30kV (Contact and Air) per the IEC 61000-4-2 Standard. The low clamping makes this device suitable for protecting any ESD sensitive devices.

## 6.2 Functional Block Diagram



## **6.3 Feature Description**

ESD321 provides ESD protection up to  $\pm 30$ kV contact and  $\pm 30$ kV air gap per IEC 61000-4-2 standard. During an ESD event, ESD diode connected to the I/O pin turns on and diverts the current to ground. Additionally, ESD321 also provides protection against IEC 61000-4-5 Surge currents up to 6A (8/20µs waveform) and up to 80A per IEC 61000-4-4 (5/50ns waveform, 4kV with  $50\Omega$  impedance) electrical fast transient (EFT) standard. The capacitance between the I/O pin and ground is 0.9pF (typical) and 1.1pF (maximum). The device features a low leakage current of 0.1nA (typical) and 50nA (maximum, across operating temperature range) with a bias of 3.6V. The ESD diode at the I/O pin protects the ESD-sensitive devices by clamping the voltage to a low value of 6.8V (I<sub>PP</sub> = 16A 100ns TLP). The layout makes adding protection to an existing layout simple. The package offers flow-through routing, requiring minimal modification to an existing layout.

### **6.4 Device Functional Modes**

The ESD321 is a passive integrated circuit that triggers when voltages exceed  $V_{BRF}$  or fall below  $V_{FWD}$ . During ESD events, voltages as high as  $\pm 30 \text{kV}$  (contact or air) can be directed to ground through the internal diode network. When the voltages on the protected line fall below the trigger levels of ESD321 (typically within 10ns) the device returns to passive.

duct Folder Links, FOD204

Copyright © 2025 Texas Instruments Incorporated

# 7 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

#### 7.1 Application Information

The ESD321 is a diode type TVS which is used to provide a path to ground for dissipating ESD events on high-speed signal lines between a human interface connector and a system. As the current from ESD passes through the TVS, only a small voltage drop is present across the diode. This is the voltage presented to the protected IC. The low  $R_{\text{DYN}}$  of the triggered TVS holds this voltage,  $V_{\text{CLAMP}}$ , to a safe level for the protected IC.

### 7.2 Typical Application




Figure 7-1. USB 2.0 ESD Schematic

#### 7.2.1 Design Requirements

For this design example, two ESD321 devices are being used in a USB 2.0 application. This provides a complete ESD protection scheme.

Given the USB 2.0 application, the parameters listed in Table 7-1 are known.

Table 7-1. Design Parameters

DESIGN PARAMETER	VALUE	
Signal range on DP-DM lines	0V to 3.6V	
Operating frequency on DP-DM lines	up to 240MHz	

### 7.2.2 Detailed Design Procedure

#### 7.2.2.1 Signal Range

The ESD321 supports signal ranges between 0V and 3.6V, which supports the USB 2.0 signal pair on the USB 2.0 application.

#### 7.2.2.2 Operating Frequency

The ESD321 has a 0.9pF (typical) capacitance, which supports the USB 2.0 data rates of 480Mbps.

Copyright © 2025 Texas Instruments Incorporated

Submit Document Feedback



#### 7.2.3 Application Curve



Figure 7-2. Insertion Loss Vs. Frequency

### 7.3 Power Supply Recommendations

Because the ESD321 is a passive ESD device, there is no need to power it. To help ensure the device functions properly, do not violate the recommended I/O specification (0V to 3.6V).

### 7.4 Layout

#### 7.4.1 Layout Guidelines

- The optimum placement is as close to the connector as possible.
  - EMI during an ESD event can couple from the trace being struck to other nearby unprotected traces, resulting in early system failures.
  - The PCB designer must minimize the possibility of EMI coupling by keeping any unprotected traces away from the protected traces which are between the TVS and the connector.
- Route the protected traces as straight as possible.
- Eliminate any sharp corners on the protected traces between the TVS and the connector by using rounded corners with the largest radii possible.
  - Electric fields tend to build up on corners, which increases EMI coupling.

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated



## 7.4.2 Layout Example




Figure 7-3. USB 2.0 ESD Layout



## 8 Device and Documentation Support

### **8.1 Documentation Support**

#### 8.1.1 Related Documentation

For related documentation, see the following:

Texas Instruments, Generic ESD Device Evaluation Module

#### 8.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on Notifications to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 8.3 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 8.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

### 8.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 8.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

### 9 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision B (October 2023) to Revision C (June 2025)	Page
Separated pinout information into two tables	3
Changes from Revision A (December 2022) to Revision B (October 2023)	Page
Updated the Package Information table to include package size	1
• Changed voltage to power in the Surge Curve (IEC 61000-4-5, t <sub>p</sub> =8/20µs), I/O Pin to GND figure	re6
Changes from Revision * (July 2018) to Revision A (December 2022)	Page
• Updated the numbering format for tables, figures, and cross-references throughout the docume	nt 1

Product Folder Links: ESD321

# 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2025 Texas Instruments Incorporated

Submit Document Feedback

www.ti.com 7-Oct-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
ESD321DPYR	Active	Production	X1SON (DPY)   2	10000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	DD
ESD321DPYR.B	Active	Production	X1SON (DPY)   2	10000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	DD
ESD321DPYRG4	Active	Production	X1SON (DPY)   2	10000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 150	DD
ESD321DPYRG4.B	Active	Production	X1SON (DPY)   2	10000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 150	DD
ESD321DYAR	Active	Production	SOT-5X3 (DYA)   2	3000   LARGE T&R	Yes	SN	Level-3-260C-168 HR	-55 to 150	1L8
ESD321DYAR.B	Active	Production	SOT-5X3 (DYA)   2	3000   LARGE T&R	Yes	SN	Level-3-260C-168 HR	-55 to 150	1L8

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



# **PACKAGE OPTION ADDENDUM**

www.ti.com 7-Oct-2025

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 18-Jun-2025

### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ESD321DPYR	X1SON	DPY	2	10000	180.0	8.4	0.67	1.15	0.46	2.0	8.0	Q2
ESD321DPYRG4	X1SON	DPY	2	10000	180.0	8.4	0.67	1.15	0.46	2.0	8.0	Q2
ESD321DYAR	SOT-5X3	DYA	2	3000	178.0	9.5	0.5	1.94	0.73	2.0	8.0	Q1

www.ti.com 18-Jun-2025



### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ESD321DPYR	X1SON	DPY	2	10000	210.0	185.0	35.0
ESD321DPYRG4	X1SON	DPY	2	10000	210.0	185.0	35.0
ESD321DYAR	SOT-5X3	DYA	2	3000	210.0	200.0	42.0

1 x 0.6 mm

PLASTIC SMALL OUTLINE - NO LEAD


This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



INSTRUMENTS www.ti.com



PLASTIC SMALL OUTLINE - NO LEAD




#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M
- per ASME Y14.5M
  2. This drawing is subject to change without notice.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

- 3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).4. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)


5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.





SOT (SOD-523) - 0.77 mm max height

PLASTIC SMALL OUTLINE



#### NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. Reference JEITA SC-79 registration except for package height



PLASTIC SMALL OUTLINE




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PLASTIC SMALL OUTLINE



NOTES: (continued)



<sup>7.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

<sup>8.</sup> Board assembly site may have different recommendations for stencil design.

#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated