DS90LV019

DS90LV019 3.3V or 5V LVDS Driver/Receiver

Literature Number: SNLS008B

National Semiconductor

August 2000

DS90LV019
3.3V or 5V LVDS Driver/Receiver

General Description

The DS90LV019 is a Driver/Receiver designed specifically for the high speed low power point-to-point interconnect applications. The device operates from a single 3.3V or 5.0V power supply and includes one differential line driver and one receiver. The DS90LV019 features an independent driver and receiver with TTL/CMOS compatibility (D_{IN} and R_{OUT}). The logic interface provides maximum flexibility as 4 separate lines are provided (D_{IN}, DE, $\overline{RE}$, and R_{OUT}). The device also features a flow-through pin out which allows easy PCB routing for short stubs between its pins and the connector. The driver has 3.5 mA output loop current.

The driver translates between TTL levels (single-ended) to Low Voltage Differential Signaling levels. This allows for high speed operation, while consuming minimal power with reduced EMI. In addition, the differential signaling provides common-mode noise rejection.

The receiver threshold is ±100 mV over a ±1V common-mode range and translates the low swing differential levels to standard (TTL/CMOS) levels.

Features

- LVDS Signaling
- 3.3V or 5.0V operation
- Low power CMOS design
- Balanced Output Impedance
- Glitch free power up/down (Driver disabled)
- High Signaling Rate Capacity (above 100 Mbps)
- Ultra Low Power Dissipation
- ±1V Common-Mode Range
- ±100 mV Receiver Sensitivity
- Product offered in SOIC and TSSOP packages
- Flow-Through Pin Out
- Industrial Temperature Range Operation

Connection Diagram



DS100053-1

Order Number DS90LV019TM or DS90LV019TMTC
See NS Package Number M14A or MTC14

Block Diagram



DS100053-2

TRI-STATE® is a registered trademark of National Semiconductor Corporation.

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage V_{CC}	6.0V
Enable Input Voltage (DE, $\overline{RE}$)	−0.3V to (V_{CC} +0.3V)
Driver Input Voltage (D_{IN})	−0.3V to (V_{CC} + 0.3V)
Receiver Output Voltage (R_{OUT})	−0.3V to (V_{CC} + 0.3V)
Driver Output Voltage (DO±)	−0.3V to +3.9V
Receiver Input Voltage (RI±)	−0.3V to (V_{CC} + 0.3V)
Driver Short Circuit Current	Continuous
ESD (Note 4)	
(HBM, 1.5 kΩ, 100 pF)	> 2.0 kV
(EIAJ, 0 Ω, 200 pF)	> 200 V
Maximum Package Power Dissipation at 25˚C	
SOIC	960 mW
Derate SOIC Package	7.7mW/˚C
TSSOP	790 mW
Derate TSSOP Package	6.3mW/˚C
Storage Temperature Range	−65˚C to +150˚C
Lead Temperature (Soldering, 4 sec.)	260˚C

Recommended Operating Conditions

	Min	Max	Units
Supply Voltage (V_{CC}) or	3.0	3.6	V
Supply Voltage (V_{CC})	4.5	5.5	V
Receiver Input Voltage	0.0	2.4	V
Operating Free Air Temperature T_A	−40	+85	˚C

DC Electrical Characteristics

T_A = −40˚C to +85˚C unless otherwise noted, V_{CC} = 3.3 ± 0.3V. (Notes 2, 3)

Symbol	Parameter	Conditions	Pin	Min	Typ	Max	Units
DIFFERENTIAL DRIVER CHARACTERISTICS							
V_{OD}	Output Differential Voltage	R_L = 100Ω (*Figure 1*)	DO+, DO−	250	350	450	mV
ΔV_{OD}	V_{OD} Magnitude Change				6	60	mV
V_{OS}	Offset Voltage			1	1.25	1.7	V
ΔV_{OS}	Offset Magnitude Change				5	60	mV
I_{OZD}	TRI-STATE®Leakage	V_{OUT} = V_{CC} or GND, DE = 0V		−10	±1	+10	µA
I_{OXD}	Power-Off Leakage	V_{OUT} = 3.6V or GND, V_{CC} = 0V		−10	±1	+10	µA
I_{OSD}	Output Short Circuit Current	V_{OUT} = 0V, DE = V_{CC}		−10	−6	−4	mA
DIFFERENTIAL RECEIVER CHARACTERISTICS							
V_{OH}	Voltage Output High	VID = +100 mV, I_{OH} = −400 µA	R_{OUT}	2.9	3.3		V
		Inputs Open, I_{OH} = −400 µA		2.9	3.3		V
V_{OL}	Voltage Output Low	I_{OL} = 2.0 mA, VID = −100 mV			0.1	0.4	V
I_{OS}	Output Short Circuit Current	V_{OUT} = 0V		−75	−34	−20	mA
V_{TH}	Input Threshold High		RI+, RI−			+100	mV
V_{TH}	Input Threshold Low			−100			mV
I_{IN}	Input Current	V_{IN} = +2.4V or 0V, V_{CC} = 3.6V or 0V		−10	±1	+10	µA
DEVICE CHARACTERISTICS							
V_{IH}	Minimum Input High Voltage		D_{IN}, DE, $\overline{RE}$	2.0		V_{CC}	V
V_{IL}	Maximum Input Low Voltage			GND		0.8	V
I_{IH}	Input High Current	V_{IN} = V_{CC} or 2.4V			±1	±10	µA
I_{IL}	Input Low Current	V_{IN} = GND or 0.4V			±1	±10	µA
V_{CL}	Input Diode Clamp Voltage	I_{CLAMP} = −18 mA		−1.5	−0.7		V
I_{CCD}	Power Supply Current	DE = $\overline{RE}$ = V_{CC}	V_{CC}		9	12.5	mA
I_{CCR}		DE = $\overline{RE}$ = 0V			4.5	7.0	mA
I_{CCZ}		DE = 0V, $\overline{RE}$ = V_{CC}			3.7	7.0	mA
I_{CC}		DE = V_{CC}, $\overline{RE}$ = 0V			15	20	mA
$C_{D\ output}$	Capacitance		DO+, DO−		5		pF
$C_{R\ input}$	Capacitance		RI+, RI−		5		pF

DC Electrical Characteristics

T_A = −40˚C to +85˚C unless otherwise noted, V_{CC} = 5.0 ± 0.5V. (Notes 2, 3)

Symbol	Parameter	Conditions		Pin	Min	Typ	Max	Units
DIFFERENTIAL DRIVER CHARACTERISTICS								
V_{OD}	Output Differential Voltage	R_L = 100Ω (*Figure 1*)		DO+, DO−	250	360	450	mV
ΔV_{OD}	V_{OD} Magnitude Change					6	60	mV
V_{OS}	Offset Voltage				1	1.25	1.8	V
ΔV_{OS}	Offset Magnitude Change					5	60	mV
I_{OZD}	TRI-STATE Leakage	V_{OUT} = V_{CC} or GND, DE = 0V			−10	±1	+10	µA
I_{OXD}	Power-Off Leakage	V_{OUT} = 5.5V or GND, V_{CC} = 0V			−10	±1	+10	µA
I_{OSD}	Output Short Circuit Current	V_{OUT} = 0V, DE = V_{CC}			−10	−6	−4	mA
DIFFERENTIAL RECEIVER CHARACTERISTICS								
V_{OH}	Voltage High	VID = +100 mV	I_{OH} = −400 µA	R_{OUT}	4.3	5.0		V
		Inputs Open			4.3	5.0		V
V_{OL}	Voltage Output Low	I_{OL} = 2.0 mA, VID = −100 mV				0.1	0.4	V
I_{OS}	Output Short Circuit Current	V_{OUT} = 0V			−150	−75	−40	mA
V_{TH}	Input Threshold High			RI+, RI−			+100	mV
V_{TH}	Input Threshold Low				−100			mV
I_{IN}	Input Current	V_{IN} = +2.4V or 0V, V_{CC} = 5.5V or 0V			−15	±1	+15	µA
DEVICE CHARACTERISTICS								
V_{IH}	Minimum Input High Voltage			D_{IN}, DE, $\overline{RE}$	2.0		V_{CC}	V
V_{IL}	Maximum Input Low Voltage				GND		0.8	V
I_{IH}	Input High Current	V_{IN} = V_{CC} or 2.4 V				±1	±10	µA
I_{IL}	Input Low Current	V_{IN} = GND or 0.4V				±1	±10	µA
V_{CL}	Input Diode Clamp Voltage	I_{CLAMP} = −18 mA			−1.5	−0.8		V
I_{CCD}	Power Supply Current	DE = $\overline{RE}$ = V_{CC}		V_{CC}		12	19	mA
I_{CCR}		DE = $\overline{RE}$ = 0V				5.8	8	mA
I_{CCZ}		DE = 0V, $\overline{RE}$ = V_{CC}				4.5	8.5	mA
I_{CC}		DE = V_{CC}, $\overline{RE}$ = 0V				18	48	mA
$C_{D\ output}$	Capacitance			DO+, DO−		5		pF
$C_{R\ input}$	Capacitance			RI+, RI−		5		pF

Note 1: "Absolute Maximum Ratings" are these beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: All currents into device pins are positive; all currents out of device pins are negative. All voltages are referenced to device ground unless otherwise specified.

Note 3: All typicals are given for V_{CC} = +3.3V or +5.0V and T_A = +25˚C, unless otherwise stated.

Note 4: ESD Rating:

HBM (1.5 kΩ, 100 pF) > 2.0 kV

EIAJ (0Ω, 200 pF) > 200V.

Note 5: C_L includes probe and fixture capacitance.

Note 6: Generator waveforms for all tests unless otherwise specified; f = 1 MHz, Z_O = 50Ω, t_r = t_f ≤ 6.0 ns (0%–100%).

AC Electrical Characteristics

T_A = −40˚C to +85˚C, V_{CC} = 3.3V ± 0.3V. (Note 6)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
DRIVER TIMING REQUIREMENTS						
t_{PHLD}	Differential Propagation Delay High to Low	R_L = 100Ω, C_L = 10 pF (*Figure 2* and *Figure 3*)	2.0	4.0	6.5	ns
t_{PLHD}	Differential Propagation Delay Low to High		1.0	5.6	7.0	ns
t_{SKD}	Differential Skew $\lvert t_{PHLD} - t_{PLHD} \rvert$			0.4	1.0	ns
t_{TLH}	Transition Time Low to High		0.2	0.7	3.0	ns
t_{THL}	Transition Time High to Low		0.2	0.8	3.0	ns

AC Electrical Characteristics (Continued)

T_A = −40˚C to +85˚C, V_{CC} = 3.3V ± 0.3V. (Note 6)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
DRIVER TIMING REQUIREMENTS						
t_{PHZ}	Disable Time High to Z	R_L = 100Ω, C_L = 10 pF (*Figure 4* and *Figure 5*)	1.5	4.0	8.0	ns
t_{PLZ}	Disable Time Low to Z		2.5	5.3	9.0	ns
t_{PZH}	Enable Time Z to High		4.0	6.0	8.0	ns
t_{PZL}	Enable Time Z to Low		3.5	6.0	8.0	ns
RECEIVER TIMING REQUIREMENTS						
t_{PHLD}	Differential Propagation Delay High to Low	C_L = 10 pF, VID = 200 mV (*Figure 6* and *Figure 7*)	3.0	5.8	7.0	ns
t_{PLHD}	Differential Propagation Delay Low to High		3.0	5.6	9.0	ns
t_{SKD}	Differential Skew $\lvert t_{PHLD} - t_{PLHD} \rvert$			0.55	1.5	ns
t_r	Rise Time		0.15	2.0	3.0	ns
t_f	Fall Time		0.15	0.9	3.0	ns
t_{PHZ}	Disable Time High to Z	R_L = 500Ω, C_L = 10 pF (*Figure 8* and *Figure 9*)	3.0	4.0	6.0	ns
t_{PLZ}	Disable Time Low to Z		3.0	4.5	6.0	ns
t_{PZH}	Enable Time Z to High		3.0	6.0	8.0	ns
t_{PZL}	Enable Time Z to Low		3.0	6.0	8.0	ns

AC Electrical Characteristics

T_A = −40˚C to +85˚C, V_{CC} = 5.0V ± 0.5V. (Note 6)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
DRIVER TIMING REQUIREMENTS						
t_{PHLD}	Differential Propagation Delay High to Low	R_L = 100Ω, C_L = 10 pF (*Figure 2* and *Figure 3*)	2.0	3.3	6.0	ns
t_{PLHD}	Differential Propagation Delay Low to High		1.0	3.3	5.0	ns
t_{SKD}	Differential Skew $\lvert t_{PHLD} - t_{PLHD} \rvert$			0.6	1.0	ns
t_{TLH}	Transition Time Low to High		0.15	0.9	3.0	ns
t_{THL}	Transition Time High to Low		0.15	1.2	3.0	ns
t_{PHZ}	Disable Time High to Z	R_L = 100Ω, C_L = 10 pF (*Figure 4* and *Figure 5*)	1.5	3.5	7.0	ns
t_{PLZ}	Disable Time Low to Z		3.0	5.2	9.0	ns
t_{PZH}	Enable Time Z to High		2.0	4.5	7.0	ns
t_{PZL}	Enable Time Z to Low		2.0	4.5	7.0	ns
RECEIVER TIMING REQUIREMENTS						
t_{PHLD}	Differential Propagation Delay High to Low	C_L = 10 pF, VID = 200 mV (*Figure 6* and *Figure 7*)	3.0	6.0	8.0	ns
t_{PLHD}	Differential Propagation Delay Low to High		3.0	5.6	8.0	ns
t_{SKD}	Differential Skew $\lvert t_{PHLD} - t_{PLHD} \rvert$			0.7	1.6	ns
t_r	Rise Time		0.15	0.8	3.0	ns
t_f	Fall Time		0.15	0.8	3.0	ns
t_{PHZ}	Disable Time High to Z	R_L = 500Ω, C_L = 10 pF (*Figure 8* and *Figure 9*)	3.0	3.5	4.5	ns
t_{PLZ}	Disable Time Low to Z		3.5	3.6	7.0	ns
t_{PZH}	Enable Time Z to High		3.0	5.0	7.0	ns
t_{PZL}	Enable Time Z to Low		3.0	5.0	7.0	ns

Test Circuits and Timing Waveforms



FIGURE 1. Differential Driver DC Test Circuit



FIGURE 2. Differential Driver Propagation Delay and Transition Test Circuit



FIGURE 3. Differential Driver Propagation and Transition Time Waveforms



FIGURE 4. Driver TRI-STATE Delay Test Circuit

Test Circuits and Timing Waveforms (Continued)



FIGURE 5. Driver TRI-STATE Delay Waveforms



FIGURE 6. Receiver Propagation Delay and Transition Time Test Circuit



FIGURE 7. Receiver Propagation Delay and Transition Time Waveforms



FIGURE 8. Receiver TRI-STATE Delay Test Circuit

Test Circuits and Timing Waveforms (Continued)



FIGURE 9. Receiver TRI-STATE Delay Waveforms TRI-STATE Delay Waveforms



FIGURE 10. Terminated Input Fail-Safe Circuit

Typical Application Diagram



Applications Information

The DS90LV019 has two control pins, which allows the device to operate as a driver, a receiver or both driver and a receiver at the same time. There are a few common practices which should be implied when designing PCB for LVDS signaling. Recommended practices are:

- Use at least 4 PCB board layer (LVDS signals, ground, power and TTL signals).
- Keep drivers and receivers as close to the (LVDS port side) connector as possible.
- Bypass each LVDS device and also use distributed bulk capacitance. Surface mount capacitors placed close to power and ground pins work best. Two or three multilayer ceramic (MLC) surface mount capacitors 0.1 µF, and 0.01 µF in parallel should be used between each V_{CC} and ground. The capacitors should be as close as possible to the V_{CC} pin.
- Use controlled impedance traces which match the differential impedance of your transmission medium (i.e., Cable) and termination resistor.
- Use the termination resistor which best matches the differential impedance of your transmission line.
- Isolate TTL signals from LVDS signals.

MEDIA (CABLE AND CONNECTOR) SELECTION:

- Use controlled impedance media. The cables and connectors should have a matched differential impedance of about 100Ω.

Applications Information (Continued)

- Balanced cables (e.g., twisted pair) are usually better than unbalanced cables (ribbon cable, simple coax) for noise reduction and signal quality.
- For cable distances < 0.5m, most cables can be made to work effectively. For distances 0.5m ≤ d ≤ 10m, CAT 3 (category 3) twisted pair cable works well and is readily available and relatively inexpensive. For distances > 10m, and high data rates CAT 5 twisted pair is recommended.
- There are three Fail-Safe scenarios, open input pins, shorted inputs pins and terminated input pins. The first case is guaranteed for DS90LV019. A HIGH state on R_{OUT} pin can be achieved by using two external resistors (one to V_{CC} and one to GND) per *Figure 10* (Terminated Input Fail-Safe Circuit). R1 and R2 should be R_T to limit the loading to the LVDS driver . R_T is selected to match the impedance of the cable.

TABLE 1. Functional Table

MODE SELECTED	DE	$\overline{RE}$
DRIVER MODE	H	H
RECEIVER MODE	L	L
TRI-STATE MODE	L	H
FULL DUPLEX MODE	H	L

TABLE 2. Transmitter Mode

INPUTS		OUTPUTS	
DE	DI	DO+	DO−
H	L	L	H
H	H	H	L
H	2 > & > 0.8	X	X
L	X	Z	Z

X = High or Low logic state
Z = High impedance state
L = Low state
H = High state

TABLE 3. Receiver Mode

INPUTS		OUTPUT
$\overline{RE}$	(RI+) − (RI−)	
L	L (< −100 mV)	L
L	H (> +100 mV)	H
L	100 mV > & > −100 mV	X
H	X	Z

X = High or Low logic state
Z = High impedance state
L = Low state
H = High state

TABLE 4. Device Pin Description

Pin Name	Pin #	Input/Output	Description
D_{IN}	2	I	TTL Driver Input
DO±	11, 12	O	LVDS Driver Outputs
RI±	9, 10	I	LVDS Receiver Inputs
R_{OUT}	4	O	TTL Receiver Output
$\overline{RE}$	8	I	Receiver Enable TTL Input (Active Low)
DE	1	I	Driver Enable TTL Input (Active High)
GND	7	NA	Ground
V_{CC}	14	NA	Power Supply (3.3V ± 0.3V or 5.0V ± 0.5V)

Physical Dimensions inches (millimeters) unless otherwise noted



Order Number DS90LV019TM
NS Package Number M14A

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



Order Number DS90LV019TMTC
NS Package Number MTC14

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

National Semiconductor Corporation
Americas
Tel: 1-800-272-9959
Fax: 1-800-737-7018
Email: support@nsc.com
www.national.com

National Semiconductor Europe
Fax: +49 (0) 180-530 85 86
Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 69 9508 6208
English Tel: +44 (0) 870 24 0 2171
Français Tel: +33 (0) 1 41 91 8790

National Semiconductor Asia Pacific Customer Response Group
Tel: 65-2544466
Fax: 65-2504466
Email: ap.support@nsc.com

National Semiconductor Japan Ltd.
Tel: 81-3-5639-7560
Fax: 81-3-5639-7507

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package | Pins	Package qty | Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
DS90LV019 MDC	Active	Production	DIESALE (Y) | 0	288 | OTHER	Yes	Call TI	Level-1-NA-UNLIM	-40 to 85	
DS90LV019-MDC.A	Active	Production	DIESALE (Y) | 0	288 | OTHER	Yes	Call TI	Level-1-NA-UNLIM	-40 to 85	
DS90LV019TM/NOPB	Active	Production	SOIC (D) | 14	55 | TUBE	Yes	SN	Level-1-260C-UNLIM	-40 to 85	DS90LV019 TM
DS90LV019TM/NOPB.A	Active	Production	SOIC (D) | 14	55 | TUBE	Yes	SN	Level-1-260C-UNLIM	-40 to 85	DS90LV019 TM
DS90LV019TM/NOPB.B	Active	Production	SOIC (D) | 14	55 | TUBE	Yes	SN	Level-1-260C-UNLIM	-40 to 85	DS90LV019 TM
DS90LV019TMTC/NOPB	Active	Production	TSSOP (PW) | 14	94 | TUBE	Yes	SN	Level-1-260C-UNLIM	-40 to 85	LV019T MTC
DS90LV019TMTC/NOPB.A	Active	Production	TSSOP (PW) | 14	94 | TUBE	Yes	SN	Level-1-260C-UNLIM	-40 to 85	LV019T MTC
DS90LV019TMTCX/NO.A	Active	Production	TSSOP (PW) | 14	2500 | LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	LV019T MTC
DS90LV019TMTCX/NOPB	Active	Production	TSSOP (PW) | 14	2500 | LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	LV019T MTC
DS90LV019TMX/NOPB	Active	Production	SOIC (D) | 14	2500 | LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	DS90LV019 TM
DS90LV019TMX/NOPB.A	Active	Production	SOIC (D) | 14	2500 | LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	DS90LV019 TM

(1) **Status:** For more details on status, see our product life cycle.

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

REEL DIMENSIONS



TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DS90LV019TMTCX/ NOPB	TSSOP	PW	14	2500	330.0	12.4	6.95	5.6	1.6	8.0	12.0	Q1
DS90LV019TMX/NOPB	SOIC	D	14	2500	330.0	16.4	6.5	9.35	2.3	8.0	16.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DS90LV019TMTCX/NOPB	TSSOP	PW	14	2500	367.0	367.0	35.0
DS90LV019TMX/NOPB	SOIC	D	14	2500	367.0	367.0	35.0

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
DS90LV019TM/NOPB	D	SOIC	14	55	495	8	4064	3.05
DS90LV019TM/NOPB.A	D	SOIC	14	55	495	8	4064	3.05
DS90LV019TM/NOPB.B	D	SOIC	14	55	495	8	4064	3.05
DS90LV019TMTC/NOPB	PW	TSSOP	14	94	495	8	2514.6	4.06
DS90LV019TMTC/NOPB.A	PW	TSSOP	14	94	495	8	2514.6	4.06

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265