

# DRV8263-Q1 Automotive 65V H-Bridge Driver with Integrated Current Sense and **Diagnostics**

#### 1 Features

- AEC-Q100 qualified for automotive applications:
  - Temperature grade 1: –40°C to +125°C, T<sub>A</sub>
- **Functional Safety-Compliant Targeted** 
  - Documentation available to aid functional safety system design
- 4.5V to 65V (70V abs. max) operating range
- DRV8263-Q1 MOSFET ON resistance (HS + LS):
- DRV8263A-Q1MOSFET ON resistance (HS + LS): 65mΩ
- DRV8163A-Q1MOSFET ON resistance (HS + LS):  $33m\Omega$
- Maximum output current = 28A
- Configurable control modes
  - Single full-bridge, PH/EN, or PWM interface
  - Two half-bridges using Independent mode
  - Parallel Half-bridge mode (DRV8263A-Q1)
- 2 Interface options HW or SPI
- PWM frequency operation up to 100kHz with automatic dead time assertion
- Configurable slew rate and spread spectrum clocking for low electromagnetic interference (EMI)
- Integrated current sense (eliminates shunt resistor)
- Proportional load current output on IPROPI
- Die temperature monitoring on IPROPI (SPI only)
- Configurable current regulation
- Protection and diagnostic features with configurable fault reaction (latched or retry)
  - Load diagnostics in both the off-state and onstate to detect open load and short circuit
  - Voltage monitoring on supply (VM)
  - Over current protection
  - Over temperature warning (SPI only)
  - Over temperature protection
  - Powered off Braking
  - Fault indication on nFAULT pin
- Supports 1.8V, 3.3V, 5V logic inputs
- Low sleep current 7µA typical at 25°C
- Device family comparison table

## 2 Applications

- 24V and 48V Automotive Body Systems
- Automotive brushed DC motors, Solenoids
- Door modules, mirror modules, wiper modules and seat modules
- Trunk lift, Window lift

- Steering column, Sunroof shade
- Electric Vehicles, Truck, Bus and other Commercial Vehicles

## 3 Description

The DRV8263-Q1 is a wide-voltage, high-power fully integrated H-bridge driver for 24V and 48V automotive applications. Designed in a BiCMOS high-power process technology node, this device in a power package offers excellent power handling and thermal capability while providing compact package size, ease of layout, EMI control, accurate current sense, robustness, and diagnostic capability.

The device integrates a N-channel H-bridge, charge pump, high-side current sensing with regulation, current proportional output, and protection circuitry. The integrated sensing uses a current mirror, removing the need for shunt resistors, saving board area, and reducing system cost. A low-power sleep mode is provided to achieve low quiescent current.


The device offers voltage monitoring and load diagnostics, as well as protection features against overcurrent and overtemperature. Fault conditions are indicated on the nFAULT pin. The device is available in two variants: HW interface and SPI. The SPI variant offers more flexibility in device configuration and fault observability.

#### **Device Information**

PART NUMBER	INTERFACE	PACKAGE SIZE <sup>2</sup>
DRV8263HQVAKRQ1	HW	VQFN-HR (15) (3.5mm x 6mm)
DRV8263SQVAKRQ1	SPI	VQFN-HR (15) (3.5mm x 6mm)

- See the orderable addendum at the end of the data sheet.
- The package size (length × width) is a nominal value and includes pins, where applicable.





**Simplified Schematic** 



## **Table of Contents**

1 Features	1	7.2 Functional Block Diagram	24
2 Applications	1	7.3 Feature Description	
3 Description		8 Application and Implementation	55
4 Device Comparison	4	8.1 Application Information	55
5 Pin Configuration and Functions	<mark>5</mark>	8.2 Typical Application	
5.1 HW Variant	<mark>5</mark>	8.3 Power Supply Recommendations	58
5.2 SPI Variant	6	8.4 Layout	59
6 Specifications	8	9 Device and Documentation Support	
6.1 Absolute Maximum Ratings	8	9.1 Device Support	60
6.2 ESD Ratings	8	9.2 Documentation Support	60
6.3 Recommended Operating Conditions	8	9.3 Receiving Notification of Documentation Updates.	60
6.4 Electrical Characteristics	9	9.4 Support Resources	60
6.5 Timing Requirements	15	9.5 Trademarks	60
6.6 Timing Diagrams		9.6 Electrostatic Discharge Caution	60
6.7 Thermal Information	16	9.7 Glossary	60
6.8 Switching Waveforms	16	10 Revision History	60
6.9 Typical Characteristics	22	11 Mechanical, Packaging, and Orderable	
7 Detailed Description	23	Information	60
7.1 Overview	23		



## **4 Device Comparison**

Table 4-1 summarizes the R<sub>ON</sub> and package differences between devices in the DRV8X6X-Q1 family of 48V capable integrated motor drivers.

**Table 4-1. Device Comparison** 

PART NUMBER <sup>(1)</sup>	Configuration	(LS + HS) R <sub>ON</sub>	I <sub>OUT</sub> MAX	PACKAGE	BODY SIZE	Interface
DRV8262-Q1	DRV8262-Q1 1 or 2 H-bridge		16A or 8A	HTSSOP (44)	14mm × 6.1mm	HW
DRV8962-Q1	4 Half-bridge	100mΩ	8A	HTSSOP (44)	14mm × 6.1mm	HW
DRV8263-Q1	1 H-bridge	85mΩ	28A	VQFN-HR (15)	3.5mm × 6mm	HW, SPI
DRV8163-Q1	1 Half-bridge	43mΩ	40A	VQFN-HR (15)	3.5mm × 6mm	HW, SPI

<sup>(1)</sup> This is the product data sheet for the DRV8263-Q1. Please reference other device variant data sheets for additional information.

Table 4-2 summarizes the feature differences between the SPI and HW interface variants in the DRV8263-Q1. In general, the SPI variant offers more configurability, bridge control options, diagnostic feedback, and additional features.

**Table 4-2. SPI Variant vs HW Variant Comparison** 

FUNCTION	HW Variant	SPI Variant
Bridge control	Pin only	Individual pin "and/or" register bit with pin status indication (Refer Register Pin control)
Clear fault command	Reset pulse on nSLEEP pin	SPI CLR_FAULT command
Over current protection (OCP)	Fixed at the highest setting	4 choices for thresholds, 2 choices for filter time
ITRIP regulation	5 levels with disable & fixed TOFF time	7 levels with disable & indication, with programmable TOFF time
Individual fault reaction configuration between retry or latched behavior	Not supported, either all latched or all retry	Supported
Detailed fault logging and device status feedback	Not supported, nFAULT pin monitoring necessary	Supported, nFAULT pin monitoring optional
VM over voltage	Not supported	Supported
On-state (Active) diagnostics	Not supported	Supported for high-side loads
Spread spectrum clocking (SSC)	Not supported	Supported
Additional driver states in PWM mode	Not supported	Supported
Hi-Z for individual half-bridge in Independent mode	Not supported	Supported (SPI register only)
Overtemperature warning	Not supported	Supported
Die Temperature monitor	Not supported	Supported

Table 4-3. Differentiating between devices in the family

Device	Package Symbolization	DEVICE_ID Register
DRV8262-Q1	8262	Not applicable
DRV8962-Q1	8962	Not applicable
DRV8263H-Q1	8263H	Not applicable
DRV8163H-Q1	8163H	Not applicable
DRV8263S-Q1	8263S	0 x 25
DRV8163S-Q1	8163S	0 x 2D

Product Folder Links: DRV8263-Q1

# **5 Pin Configuration and Functions**

## 5.1 HW Variant




Figure 5-1. DRV8263H-Q1 in VQFN-HR(15) Package

Figure 5-2.

Table 5-1. Pin Functions

I	PIN TYPE (1)		DESCRIPTION		
NO.	NAME	IIFE ( /	DESCRIPTION		
1	nFAULT	OD	Fault indication to the controller.		
2	IPROPI	I/O	Load current analog feedback. For details, refer to IPROPI in the Device Configuration section.		
3	nSLEEP	I	Controller input pin for SLEEP . For details, see the Bridge Control section.		
4	VM	Р	Power supply. This pin is the motor supply voltage. Bypass this pin to GND with a 0.1μF ceramic capacitor and a bulk capacitor.		
5	OUT2	Р	Half-bridge output 2. Connect these pins together to the motor or load.		
6	GND	G	Ground pin		
7	OUT1	Р	Half-bridge output 1. Connect these pins together to the motor or load.		
8	DRVOFF	I	Controller input pin for bridge Hi-Z. For details, see the Bridge Control section.		
9	EN/IN1	I	Controller input pin for bridge operation. For details, see the Bridge Control section.		
10	PH/IN2	I	Controller input pin for bridge operation. For details, see the Bridge Control section.		
11	VDD	Р	Logic power supply to the device.		
12	DIAG	I	Device configuration pin for load type indication and fault reaction configuration. For details, refer to DIAG in the Device Configuration section.		
13	SR	I	Device configuration pin for Slew Rate control . For details, refer to Slew Rate in the Device Configuration section.		



## **Table 5-1. Pin Functions (continued)**

P	PIN		DESCRIPTION
NO.	NAME	ITPE	DESCRIP HON
14	ITRIP	I	Device configuration pin for ITRIP level for high-side current limiting. For details, refer to ITRIP in the Device Configuration section.
15 MODE I		I	Device configuration pin for MODE. For details, refer to the Bridge Control section.

(1) I = input, O = output, I/O = input/output, G = ground, P = power, OD = open-drain output, PP = push-pull output

## 5.2 SPI Variant




Figure 5-3. DRV8263S-Q1 in VQFN-HR (15) Package

Figure 5-4.

**Table 5-2. Pin Functions** 

	Table 6 2.1 III I allottollo					
P	PIN		DESCRIPTION			
NO.	NAME	TYPE (1)	DESCRIPTION			
1	1 nFAULT OD		Fault indication to the controller.			
2	IPROPI	I/O	Multi-purpose pin. Provides load current analog feedback or analog current proportional to die temperature. For details, refer to IPROPI in the Device Configuration section.			
3	3 nSLEEP I		Controller input pin for SLEEP . For details, see the Bridge Control section.			
4	VM	Р	Power supply. This pin is the motor supply voltage. Bypass this pin to GND with a 0.1µF ceramic capacitor and a bulk capacitor.			
5	OUT2	Р	Half-bridge output 2. Connect these pins together to the motor or load.			
6	GND	G	Ground pin			
7	OUT1	Р	Half-bridge output 1. Connect these pins together to the motor or load.			
8	DRVOFF	Į	Controller input pin for bridge Hi-Z. For details, see the Bridge Control section.			
9	EN/IN1	I	Controller input pin for bridge operation. For details, see the Bridge Control section.			

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated

**Table 5-2. Pin Functions (continued)** 

PIN		TYPE (1)	DESCRIPTION
NO.	NAME	TIPE	DESCRIPTION
10	10 PH/IN2		Controller input pin for bridge operation. For details, see the Bridge Control section.
11	11 VDD P 12 nSCS I		Logic power supply to the device.
12			SPI - Chip Select. An active low on this pin enables the serial interface communication.
13	SCLK	I	SPI - Serial Clock input.
14	14 SDI I		SPI - Serial Data Input. Data is captured at the falling edge of SCLK.
15	SDO	PP	SPI - Serial Data Output. Data is updated at the rising edge of SCLK.

<sup>(1)</sup> I = input, O = output, I/O = input/output, G = ground, P = power, OD = open-drain output, PP = push-pull output



## **6 Specifications**

## **6.1 Absolute Maximum Ratings**

over operating temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
Power supply pin voltage	VM	-0.3	70	V
Power supply transient voltage ramp	VM		2	V/µs
Logic supply voltage	VDD	-0.3	5.75	V
Logic supply transient voltage ramp	VDD		5	V/µs
Continuous OUTx pin voltage	OUTx	-1	VM+1	V
Transient 100ns OUTx pin voltage	OUTx		71	V
Transient 100ns OUTx pin voltage	OUTx	-3	VM+3	V
Controller pins voltage, adjacent to VM	nSLEEP, DRVOFF	-0.3	70	V
Controller pins voltage	EN/IN1, PH/EN2, nFAULT	-0.3	5.75	V
Analog feedback pin voltage	IPROPI	-0.3	5.75	V
SPI variant - SPI pin voltage	SDI, SDO, nSCS, SCLK	-0.3	5.75	V
HW variant - Configuration pin voltage	MODE, ITRIP, SR, DIAG	-0.3	5.75	V
Logic & configuration pins voltage	EN/IN1, PH/EN2, nFAULT, IPROPI, SDI, SDO, nSCS, SCLK, MODE, ITRIP, SR, DIAG	-0.3	DVDD+0 .3	V
Ambient temperature, T <sub>A</sub>		-40	125	°C
Junction temperature, T <sub>J</sub>		-40	150	°C
Storage temperature, T <sub>stg</sub>		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under *Absolute Maximum Rating* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Condition*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 6.2 ESD Ratings

				VALUE	UNIT
	Electrostatic discharge  Charged device model (CDM), per AEC Q100-011  CDM 500 Classification Level 2	LIDM FOR Observious Land O	VM, OUT1, OUT2, GND	±4000	
\_\/			All other pins	±2000	
V <sub>(ESD)</sub>		Corner pins	±750		
		CDM ESD Classification Level C4B	Other pins	±500	

<sup>(1)</sup> AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

## **6.3 Recommended Operating Conditions**

over operating temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
V <sub>VM</sub>	Power supply voltage	VM	4.5	48	65	V
$V_{VDD}$	Logic supply voltage	VDD	3		5.5	V
V <sub>LOGIC</sub>	Controller pins voltage	EN/IN1, PH/EN2, nSLEEP, DRVOFF, IPROPI, nFAULT	0		5.5	V
V <sub>CONFIG</sub>	HW variant - Configuration pin voltage	MODE, ITRIP, SR, DIAG	0		5.5	V
V <sub>SPI_IOS</sub>	SPI variant - SPI pin voltage	SDI, SDO, nSCS, SCLK	0		VDD + 0.5	V
f <sub>PWM</sub>	PWM frequency	EN/IN1, PH/EN2			100	kHz
T <sub>A</sub>	Operating ambient temperature		-40		125	°C
T <sub>J</sub>	Operating junction temperature		-40		150	°C

Product Folder Links: DRV8263-Q1



over operating temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
R <sub>DRVOFF</sub>	Series resistance connected from DRVOFF to controller	DRVOFF	0		45	kΩ

## **6.4 Electrical Characteristics**

 $4.5 \text{ V} \le V_{VM} \le 65 \text{ V}$ ,  $-40^{\circ}\text{C} \le T_{J} \le 150^{\circ}\text{C}$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER SU	PPLIES (VM, VDD)					
I <sub>VDD</sub>	VDD current in ACTIVE state	Die temperature readout disabled		2	3.5	mA
I <sub>VMS</sub>	VM current in STANDBY state	V <sub>VM</sub> = 48 V, Drivers Hi-Z, Die temperature readout disabled		1	1.8	mA
I <sub>VMQ</sub>	VM current in SLEEP state	V <sub>VM</sub> = 48 V, POB disabled, V <sub>nSLEEP</sub> = 0 V or V <sub>VDD</sub> < POR <sub>VDD_FALL</sub>		7	30	μΑ
I <sub>VMQ_POB</sub>	VM current in SLEEP state with POB	V <sub>VM</sub> = 48 V, POB enabled, V <sub>nSLEEP</sub> = 0 V		8	35	μA
I <sub>VDDQ_POB</sub>	VDD current in SLEEP state with POB	V <sub>VM</sub> = 48 V, POB enabled, V <sub>nSLEEP</sub> = 0 V		7.5	35	μΑ
t <sub>RESET</sub>	RESET pulse filter time	Reset signal on nSLEEP, HW variant	5		35	μs
t <sub>SLEEP</sub>	Sleep command filter time	Sleep signal on nSLEEP, HW variant	40		120	μs
t <sub>SLEEP SPI</sub>	Sleep command filter time	Sleep signal on nSLEEP, SPI variant	5		20	μs
t <sub>сом</sub>	Time for communication to be available after wake-up or power-up through VM or VDD pin	Wake-up signal on nSLEEP pin or power cycle (V <sub>VM</sub> > VM <sub>POR_RISE</sub> or V <sub>VDD</sub> > VDD <sub>POR_RISE</sub> )			0.2	ms
t <sub>READY</sub>	Time for driver ready to be driven after wake-up through nSLEEP or power-up through VM or VDD	Wake-up signal on nSLEEP pin or power cycle (V <sub>VM</sub> > VM <sub>POR_RISE</sub> or V <sub>VDD</sub> > VDD <sub>POR_RISE</sub> )			1.2	ms
CONTROLL	ER (nSLEEP, DRVOFF, EN/IN1, PH/IN2, II	N) and SPI INPUTS (SDI, nSCS, SCLK)				
V <sub>IL</sub>	Input logic low voltage	All pins	0		0.6	V
V <sub>IH</sub>	Input logic high voltage	All pins	1.5		5.5	V
V <sub>HYS</sub>	Input hysteresis	All pins except nSLEEP		0.1		V
V <sub>HYS_nSLEEP</sub>	Input hysteresis on nSLEEP pin			0.15		V
R <sub>PU</sub>	Internal pull-up resistance on DRVOFF and nSCS	Measured at min VIH level	150		450	kΩ
R <sub>PD</sub>	Input pull-down resistance on EN/IN1, PH/IN2, SDI, SCLK	Measured at max VIL level	150		450	kΩ
R <sub>PD_nSLEEP</sub>	Input pull-down resistance on nSLEEP to GND	Measured at max VIL level	160		400	kΩ
TRI-LEVEL	INPUT (MODE)					
R <sub>LVL1</sub>	Level 1	Connect to GND			10	Ω
R <sub>LVL2</sub>	Level 2	+/- 10% resistor to GND	8	16	24	kΩ
R <sub>LVL3</sub>	Level 3	Hi-Z (no connect)	249			kΩ
Quad-level	Input (SR)					
R <sub>LVL1</sub>	Level 1	Connect to GND			10	Ω
R <sub>LVL2</sub>	Level 2	+/-10% resistor GND	8	16	24	kΩ
R <sub>LVL3</sub>	Level 3	+/-10% resistor GND	45	75	110	kΩ
R <sub>LVL4</sub>	Level 4	Hi-Z (no connect)	249			kΩ
	PUT (ITRIP, DIAG, EXT_SR)					
R <sub>LVL1</sub>	Level 1	Connect to GND			10	Ω
R <sub>LVL2</sub>	Level 2	+/- 10% resistors	8	9	10	kΩ
R <sub>LVL3</sub>	Level 3	+/- 10% resistors	22	24	26	kΩ
R <sub>LVL4</sub>	Level 4	+/- 10% resistors	45	48	51	kΩ



	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
R <sub>LVL5</sub>	Level 5	+/- 10% resistors	90	100	110	kΩ
R <sub>LVL6</sub>	Level 6	Hi-Z (no connect)	249			kΩ
PUSH-PULL	and Control Outputs (SDO, nFAULT)				'	
V <sub>OL_SDO</sub>	SDO Output logic-low voltage	0.5 mA sink		0.1	0.2	V
V <sub>OH_SDO</sub>	SDO Output logic-high voltage	0.5 mA source, V <sub>VDD</sub> = 5 V	4.7	4.9		V
I <sub>SDO</sub>	SDO Leakage Current	V <sub>VM</sub> > 6 V	-2		2	μA
V <sub>OL</sub>	nFAULT Output logic-low voltage	I <sub>O</sub> = 5 mA			0.3	V
I <sub>OH</sub>	nFAULT Output logic-high leakage		-1		1	μA
DRIVER OU	TPUT (OUTx)				'	
R <sub>HS_DS(on)</sub>	High-side MOSFET on resistance, DRV8263	I <sub>O</sub> = -4 A, T <sub>J</sub> = 25°C		42	50	mΩ
R <sub>HS_DS(on)</sub>	High-side MOSFET on resistance, DRV8263	I <sub>O</sub> = -4 A, T <sub>J</sub> = 150°C		70	84	mΩ
R <sub>LS_DS(on)</sub>	Low-side MOSFET on resistance, DRV8263	I <sub>O</sub> = 4 A, T <sub>J</sub> = 25°C		43	52	mΩ
R <sub>LS_DS(on)</sub>	Low-side MOSFET on resistance, DRV8263	I <sub>O</sub> = 4 A, T <sub>J</sub> = 150°C		72	86	mΩ
$V_{SD}$	Body diode forward voltage	I <sub>O</sub> = -4 A (8263), -6A (8163)	0.4	8.0	1.2	V
I <sub>HIZ_SLP_POB</sub>	OUTx leakage current to GND in SLEEP state, POB enabled	V(OUTx) = VM = 48 V, per OUT pin			10.5	mA
I <sub>HIZ_STBY_PO</sub>	OUTx leakage current to GND in Standby state, POB enabled	V(OUTx) = VM = 48 V, per OUT pin	1		21	mA
I <sub>HIZ_SLP</sub>	OUTx leakage current to GND in SLEEP state, POB disabled	V(OUTx) = VM = 48 V, per OUT pin			140	μΑ
I <sub>HIZ_STBY</sub>	OUTx leakage current to GND in Standby state, POB disabled	V(OUTx) = VM = 48 V, per OUT pin	1		21	mA
SR <sub>LS</sub>	Output voltage rise slew rate, 10% - 90%, V <sub>VM</sub> = 48 V	SR = 00b or LVL1, high-side recirculation	146	192	237	V/µs
SR <sub>LS</sub>	Output voltage fall slew rate, 90% - 10%, V <sub>VM</sub> = 48 V	SR = 00b or LVL1, high-side recirculation	130	160	204	V/µs
SR <sub>LS</sub>	Output voltage rise slew rate, 10% - 90%, V <sub>VM</sub> = 48 V	SR = 01b or LVL2, high-side recirculation	73	99	124	V/µs
SR <sub>LS</sub>	Output voltage fall slew rate, 90% - 10%, V <sub>VM</sub> = 48 V	SR = 01b or LVL2, high-side recirculation	67	83	107	V/µs
SR <sub>LS</sub>	Output voltage rise slew rate, 10% - 90%, V <sub>VM</sub> = 48 V	SR = 10b or LVL3, high-side recirculation	32	46	60	V/µs
SR <sub>LS</sub>	Output voltage fall slew rate, 90% - 10%, V <sub>VM</sub> = 48 V	SR = 10b or LVL3, high-side recirculation	26	38	52	V/µs
SR <sub>LS</sub>	Output voltage rise slew rate, 10% - 90%, V <sub>VM</sub> = 48 V	SR = 11b or LVL4, high-side recirculation	11	18	25	V/µs
SR <sub>LS</sub>	Output voltage fall slew rate, 90% - 10%, V <sub>VM</sub> = 48 V	SR = 11b or LVL4, high-side recirculation	8	14.5	21.5	V/µs
t <sub>PD_LSOFF</sub>	Propagation delay during output voltage rise	SR = 00b or 01b or LVL1 or LVL2, high-side recirculation		0.3		μs
t <sub>PD_LSOFF</sub>	Propagation delay during output voltage rise	SR = 10b or 11b or LVL3 or LVL4, high-side recirculation		0.5		μs
t <sub>PD_LSON</sub>	Propagation delay during output voltage fall	SR = 00b or 01b or LVL1 or LVL2, high-side recirculation		0.26		μs
t <sub>PD_LSON</sub>	Propagation delay during output voltage fall	SR = 10b or 11b or LVL3 or LVL4, high-side recirculation		0.33		μs
t <sub>DEAD_LSOFF</sub>	Dead time during output voltage rise	SR = 00b or 01b or LVL1 or LVL2, high- side recirculation		0.95		μs

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>DEAD_LSOFF</sub>	Dead time during output voltage rise	SR = 10b or LVL3, high-side recirculation		0.83		μs
t <sub>DEAD_LSOFF</sub>	Dead time during output voltage rise	SR = 11b or LVL4, high-side recirculation		1.06		μs
t <sub>DEAD_LSON</sub>	Dead time during output voltage fall	SR = 00b or 01b or LVL1 or LVL2, high-side recirculation		0.5		μs
t <sub>DEAD_LSON</sub>	Dead time during output voltage fall	SR = 10b or LVL3, high-side recirculation		0.53		μs
t <sub>DEAD_LSON</sub>	Dead time during output voltage fall	SR = 11b or LVL4, high-side recirculation		0.62		μs
SR <sub>HS</sub>	Output voltage rise slew rate, 10% - 90%, V <sub>VM</sub> = 48 V	SR = 00b or LVL1, low-side recirculation	89	130	185	V/µs
SR <sub>HS</sub>	Output voltage fall slew rate, 90% - 10%, V <sub>VM</sub> = 48 V	SR = 00b or LVL1, low-side recirculation	140	180	230	V/µs
SR <sub>HS</sub>	Output voltage rise slew rate, 10% - 90%, V <sub>VM</sub> = 48 V	SR = 01b or LVL2, low-side recirculation	50	71	98	V/µs
SR <sub>HS</sub>	Output voltage fall slew rate, 90% - 10%, V <sub>VM</sub> = 48 V	SR = 01b or LVL2, low-side recirculation	70	94	122	V/µs
SR <sub>HS</sub>	Output voltage rise slew rate, 10% - 90%, V <sub>VM</sub> = 48 V	SR = 10b or LVL3, low-side recirculation	23	33	47	V/µs
SR <sub>HS</sub>	Output voltage fall slew rate, 90% - 10%, V <sub>VM</sub> = 48 V	SR = 10b or LVL3, low-side recirculation	31	45	59	V/µs
SR <sub>HS</sub>	Output voltage rise slew rate, 10% - 90%, V <sub>VM</sub> = 48 V	SR = 11b (SPI only), low-side recirculation	7	13	21	V/µs
SR <sub>HS</sub>	Output voltage fall slew rate, 90% - 10%, V <sub>VM</sub> = 48 V	SR = 11b (SPI only), low-side recirculation	13	19	26	V/µs
t <sub>PD_HSON</sub>	Propagation delay during output voltage rise	SR = 00b or 01b or LVL1 or LVL2, low-side recirculation		0.35		μs
t <sub>PD_HSON</sub>	Propagation delay during output voltage rise	SR = 10b or 11b or LVL3 or LVL4, low-side recirculation		0.68		μs
t <sub>PD_HSOFF</sub>	Propagation delay during output voltage fall	SR = 00b or 01b or LVL1 or LVL2, low-side recirculation		0.27		μs
t <sub>PD_HSOFF</sub>	Propagation delay during output voltage fall	SR = 10b or LVL3, low-side recirculation		0.33		μs
t <sub>PD_HSOFF</sub>	Propagation delay during output voltage fall	SR = 11b or LVL4, low-side recirculation		0.38		μs
t <sub>DEAD_HSON</sub>	Dead time during output voltage rise	SR = 00b or LVL1, low-side recirculation		0.46		μs
t <sub>DEAD_HSON</sub>	Dead time during output voltage rise	SR = 01b or LVL2, low-side recirculation		0.52		μs
t <sub>DEAD_HSON</sub>	Dead time during output voltage rise	SR = 10b or LVL3, low-side recirculation		0.60		μs
t <sub>DEAD_HSON</sub>	Dead time during output voltage rise	SR = 11b or LVL4, low-side recirculation		0.60		μs
t <sub>DEAD_HSOFF</sub>	Dead time during output voltage fall	All SRs, low-side recirculation		0.1		μs
t <sub>BLANK</sub>	Current regulation blanking time (Valid for only for LS recirculation)	TBLK = 0b. Only choice for HW.		2.4		μs
t <sub>BLANK</sub>	Current regulation blanking time (Valid for only for LS recirculation)	TBLK = 1b		3.4		μs
EXTENDED	SLEW RATE (DRV8263A-Q1)					
SR <sub>LS</sub>	Output voltage rise slew rate, 10% - 90%, V <sub>VM</sub> = 48 V	EXT_SR = 11b or LVL7, high-side recirculation		400		V/µs
SR <sub>LS</sub>	Output voltage fall slew rate, 90% - 10%, V <sub>VM</sub> = 48 V	EXT_SR = 11b or LVL7, high-side recirculation		400		V/µs
SR <sub>LS</sub>	Output voltage rise slew rate, 10% - 90%, V <sub>VM</sub> = 48 V	EXT_SR = 10b or LVL6, high-side recirculation		330		V/µs
SR <sub>LS</sub>	Output voltage fall slew rate, 90% - 10%, V <sub>VM</sub> = 48 V	EXT_SR = 10b or LVL6, high-side recirculation		330		V/µs
SR <sub>LS</sub>	Output voltage rise slew rate, 10% - 90%, V <sub>VM</sub> = 48 V	EXT_SR = 01b or LVL5, high-side recirculation		270		V/µs



	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SR <sub>LS</sub>	Output voltage fall slew rate, 90% - 10%, V <sub>VM</sub> = 48 V	EXT_SR = 01b or LVL5, high-side recirculation		270		V/µs
t <sub>PD_LSOFF</sub>	Propagation delay during output voltage rise	EXT_SR = 01b, 10b, 11b or LVL5, LVL6, LVL7 high-side recirculation		0.3		
t <sub>PD_LSON</sub>	Propagation delay during output voltage fall	EXT_SR = 01b, 10b, 11b or LVL5, LVL6, LVL7 high-side recirculation		0.26		μs
t <sub>DEAD_LSOFF</sub>	Dead time during output voltage rise	EXT_SR = 01b, 10b, 11b or LVL5, LVL6, LVL7 high-side recirculation		0.95		μs
tDEAD_LSON	Dead time during output voltage fall	EXT_SR = 01b, 10b, 11b or LVL5, LVL6, LVL7 high-side recirculation		0.5		μs
SR <sub>HS</sub>	Output voltage rise slew rate, 10% - 90%, V <sub>VM</sub> = 48 V	EXT_SR = 11b or LVL7, low-side recirculation		400		V/µs
SR <sub>HS</sub>	Output voltage fall slew rate, 90% - 10%, V <sub>VM</sub> = 48 V	EXT_SR = 11b or LVL7, low-side recirculation		400		V/µs
SR <sub>HS</sub>	Output voltage rise slew rate, 10% - 90%, V <sub>VM</sub> = 48 V	EXT_SR = 10b or LVL6, low-side recirculation		330		V/µs
SR <sub>HS</sub>	Output voltage fall slew rate, 90% - 10%, V <sub>VM</sub> = 48 V	EXT_SR = 10b or LVL6, low-side recirculation		330		V/µs
SR <sub>HS</sub>	Output voltage rise slew rate, 10% - 90%, V <sub>VM</sub> = 48 V	EXT_SR = 01b or LVL5, low-side recirculation		270		V/µs
SR <sub>HS</sub>	Output voltage fall slew rate, 90% - 10%, V <sub>VM</sub> = 48 V	EXT_SR = 01b or LVL5, low-side recirculation		270		V/µs
t <sub>PD_HSON</sub>	Propagation delay during output voltage rise	EXT_SR = 01b, 10b, 11b or LVL5, LVL6, LVL7 low-side recirculation		0.35		μs
t <sub>PD_HSOFF</sub>	Propagation delay during output voltage fall	EXT_SR = 01b, 10b, 11b or LVL5, LVL6, LVL7 low-side recirculation		0.27		μs
t <sub>DEAD_HSON</sub>	Dead time during output voltage rise	EXT_SR = 01b, 10b, 11b or LVL5, LVL6, LVL7 low-side recirculation		0.46		μs
I <sub>PD_OLA</sub>	Internal sink current on OUTx to GND during dead-time in high-side recirculation, 400 V/us slew rate		18		44	mA
I <sub>PD_OLA</sub>	Internal sink current on OUTx to GND during dead-time in high-side recirculation, 330 V/us slew rate		15		36	mA
I <sub>PD_OLA</sub>	Internal sink current on OUTx to GND during dead-time in high-side recirculation, 270 V/us slew rate		12		29	mA
CURRENT S	SENSE AND REGULATION (IPROPI, VRE	F)				
A <sub>IPROPI</sub>	Current mirror gain			202		μA/A
A <sub>ERR</sub>	Current mirror scaling error	I <sub>OUT</sub> > 2 A	-4		4	%
A <sub>ERR</sub>	Current mirror scaling error	0.5 A < I <sub>OUT</sub> ≤ 2 A	-10		10	%
A <sub>ERR</sub>	Current mirror scaling error	0.2 A < I <sub>OUT</sub> ≤ 0.5 A	-25		25	%
A <sub>ERR_M</sub>	Current matching between the two half-bridges	I <sub>OUT</sub> > 2 A	-3		3	%
V <sub>IPROPI_LIM</sub>	Internal clamping voltage on IPROPI		3.4		5.5	V
V <sub>ITRIP_LVL</sub>	Voltage limit on V <sub>IPROPI</sub> to trigger TOFF cycle for ITRIP regulation	S_ITRIP = 001b or LVL2	1.08	1.2	1.3	V
V <sub>ITRIP_LVL</sub>	Voltage limit on V <sub>IPROPI</sub> to trigger TOFF cycle for ITRIP regulation	S_ITRIP = 010b (SPI only)	1.31 1.44 1.55		V	
V <sub>ITRIP_LVL</sub>	Voltage limit on V <sub>IPROPI</sub> to trigger TOFF cycle for ITRIP regulation	S_ITRIP = 011b (SPI only)	1.53	1.67	1.81	V
V <sub>ITRIP_LVL</sub>	Voltage limit on V <sub>IPROPI</sub> to trigger TOFF cycle for ITRIP regulation	S_ITRIP = 100b or LVL3	1.83	2	2.16	V
	<u>-</u>	1				

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>ITRIP_LVL</sub>	Voltage limit on V <sub>IPROPI</sub> to trigger TOFF cycle for ITRIP regulation	S_ITRIP = 101b or LVL4	2.14	2.34	2.52	V
V <sub>ITRIP_LVL</sub>	Voltage limit on V <sub>IPROPI</sub> to trigger TOFF cycle for ITRIP regulation	S_ITRIP = 110b or LVL5	P = 110b or LVL5 2.44 2.67		2.88	V
V <sub>ITRIP_LVL</sub>	Voltage limit on V <sub>IPROPI</sub> to trigger TOFF cycle for ITRIP regulation	S_ITRIP = 111b or LVL6	2.74	3	3.24	V
t <sub>OFF</sub>	ITRIP regulation off-time	TOFF = 00b	9	20	35	μs
t <sub>OFF</sub>	ITRIP regulation off-time	TOFF = 01b. Only choice for HW.	15	30	45	μs
t <sub>OFF</sub>	ITRIP regulation off-time	TOFF = 10b	20	40	60	μs
t <sub>OFF</sub>	ITRIP regulation off-time	TOFF = 11b	25	50	70	μs
PROTECTIO	ON CIRCUITS				'	
V <sub>VMOV_POB</sub>	VM over voltage threshold while rising during POB		60		69	V
$V_{VMOV}$	VM over voltage threshold while rising	OVSEL = 0b (SPI only)	59.5		64.5	V
V <sub>VMOV</sub>	VM over voltage threshold while rising	VMOV_SEL = 01b ( DRV8263A-Q1SPI only)	21		23	V
V <sub>VMOV</sub>	VM over voltage threshold while rising	VMOV_SEL = 10b (DRV8263A-Q1SPI only)	27		28	V
V <sub>VMOV_HYS</sub>	VM over voltage hysteresis			0.7		V
t <sub>VMOV</sub>	VM over voltage deglitch time		4	12	19	μs
$V_{VMUV}$	VM Under Voltage	VM falling	4.1	4.25	4.4	V
$V_{VMUV}$	VM Under Voltage	VM rising	4.15	4.3	4.45	V
V <sub>VMUV HYS</sub>	VM UV hysteresis	Rising to falling threshold		0.065		V
t <sub>VMUV</sub>	VM UV deglitch time		3	12	20	μs
V <sub>POR_FALL</sub>	VDD voltage at which device goes into POR				2.7	V
V <sub>POR_RISE</sub>	VDD voltage at which device comes out of POR				2.8	V
I <sub>OCP</sub>	Overcurrent protection threshold, DRV8263	OCP_SEL = 11b, only choice for HW	28		47	Α
I <sub>OCP</sub>	Overcurrent protection threshold, DRV8263	OCP_SEL = 10b	22		37.5	Α
I <sub>OCP</sub>	Overcurrent protection threshold, DRV8263	OCP_SEL = 01b	14.5		26	Α
I <sub>OCP</sub>	Overcurrent protection threshold, DRV8263	OCP_SEL = 00b	5.5		16	Α
t <sub>OCP</sub>	Overcurrent protection deglitch time	TOCP = 0b	0.5	1	1.65	μs
t <sub>OCP</sub>	Overcurrent protection deglitch time	TOCP = 1b, only choice for HW	0.6	2	3.5	μs
t <sub>RETRY</sub>	Overcurrent protection retry time	Fault reaction set to RETRY	2.6	5	6.7	ms
t <sub>CLEAR</sub>	Fault free operation time to auto-clear from over current event	Fault reaction set to RETRY	70		140	μs
T <sub>TSD</sub>	Thermal shutdown temperature	Die temperature T <sub>J</sub>	155	170	185	°C
T <sub>HYS</sub>	Thermal shutdown hysteresis	Die temperature T <sub>J</sub>		20		°C
t <sub>TSD</sub>	Thermal shutdown deglitch time		7	12	18	μs
t <sub>CLEAR_TSD</sub>	Fault free operation time to auto-clear from over temperature event	Fault reaction set to RETRY	3.6	5	6.4	ms
T <sub>OTW</sub>	Over temperature warning threshold	Die temperature T <sub>J</sub> , OTW_SEL = 0b	125	140	155	°C
T <sub>OTW</sub>	Over temperature warning threshold	Die temperature T <sub>J</sub> , OTW_SEL = 1b	105	120	135	°C



	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
T <sub>HYS_OTW</sub>	Over temperature warning hysteresis	Die temperature T <sub>J</sub>		20		°C
t <sub>OTW</sub>	Over temperature warning deglitch time		7	12	18	μs
T <sub>DIE</sub>	Die temperature measurement range	Die temperature T <sub>J</sub>	-40		185	°C
I <sub>IPROPI_DIE</sub>	IPROPI current range for die temperature measurement		0.5		1.5	mA
T <sub>DIE_ACC</sub>	Die temperature measurement accuracy	Error relative to ideal IPROPI current	-10		10	%
V <sub>POB_TH</sub>	Powered off braking threshold			580		mV
I <sub>OCP_POB</sub>	Overcurrent protection threshold in POB			29		Α
t <sub>OCP_POB</sub>	Overcurrent protection deglitch time in POB			8		μs
t <sub>POB_ON</sub>	Powered off braking turn-on time			20		μs
t <sub>POB_RETRY</sub>	Powered off braking retry time			180		μs
R <sub>S_GND_High</sub>	Output resistance range detected as normal	OUTx-GND resistance, full-bridge load	13		∞	kΩ
R <sub>S_GND_X</sub>	Output resistance range with indeterminate detection (may be detected as either state)	OUTx-GND resistance, full-bridge load	1.5		13	kΩ
R <sub>S_GND_Low</sub>	Output resistance range detected as short circuit	OUTx-GND resistance, full-bridge load	0		1.5	kΩ
R <sub>S_VM_High</sub>	Output resistance range detected as normal	OUTx-VM resistance, VM=48V, full-bridge load	150		∞	kΩ
R <sub>S_VM_X</sub>	Output resistance range with indeterminate detection (may be detected as either state)	OUTx-VM resistance, VM=48V, full- bridge load	3		150	kΩ
R <sub>S_VM_Low</sub>	Output resistance range detected as short circuit	OUTx-VM resistance, VM=48V, full-bridge load	0		3	kΩ
R <sub>OPEN_FB_Hi</sub>	Output resistance range detected as open	OUT1-OUT2 resistance, full-bridge load	0.55		∞	kΩ
R <sub>OPEN_FB_X</sub>	Output resistance range with indeterminate detection (may be detected as either state)	OUT1-OUT2 resistance, full-bridge load	0.03		0.55	kΩ
R <sub>OPEN_FB_Lo</sub>	Output resistance range detected as normal	OUT1-OUT2 resistance, full-bridge load	0		0.03	kΩ
R <sub>OPEN_LS_Hi</sub>	Output resistance range detected as open	OUTx-GND resistance, low side load	1.5		∞	kΩ
R <sub>OPEN_LS_X</sub>	Output resistance range with indeterminate detection (may be detected as either state)	OUTx-GND resistance, low side load	0.9		1.5	kΩ
R <sub>OPEN_LS_Lo</sub>	Output resistance range detected as normal	OUTx-GND resistance, low side load	0		0.9	kΩ
R <sub>OPEN_HS_Hi</sub>	Output resistance range detected as open	OUTx-VM resistance, high side load, V <sub>VM</sub> = 48 V	30		∞	kΩ
R <sub>OPEN_HS_X</sub>	Output resistance range with indeterminate detection (may be detected as either state)	OUTx-VM resistance, high side load, V <sub>VM</sub> = 48 V	16		30	kΩ
R <sub>OPEN_HS_L</sub>	Output resistance range detected as normal	OUTx-VM resistance, high side load, V <sub>VM</sub> = 48 V	0		16	kΩ
V <sub>OLP_REFH</sub>	OLP Comparator Reference High			2.7		V
V <sub>OLP_REFL</sub>	OLP Comparator Reference Low			2.2		V
R <sub>OLP_PU</sub>	Internal pull-up resistance on OUT to internal 5V during OLP	V <sub>OUTx</sub> = V <sub>OLP_REFH</sub> + 0.1 V		1		kΩ
R <sub>OLP_PD</sub>	Internal pull-down resistance on OUT to GND during OLP	V <sub>OUTx</sub> = V <sub>OLP_REFL</sub> - 0.1 V		1		kΩ

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
I <sub>PD_OLA</sub>	Internal sink current on OUTx to GND during dead-time in high-side recirculation, 220 V/us slew rate		10	24	mA
I <sub>PD_OLA</sub>	Internal sink current on OUTx to GND during dead-time in high-side recirculation, 110V/us slew rate		5	12	mA
I <sub>PD_OLA</sub>	Internal sink current on OUTx to GND during dead-time in high-side recirculation, 50V/us slew rate		2.3	6	mA
I <sub>PD_OLA</sub>	Internal sink current on OUTx to GND during dead-time in high-side recirculation, 20V/us slew rate		0.8	2.6	mA
V <sub>OLA_REF</sub>	Comparator Reference with respect to VM used for OLA			0.28	V

# **6.5 Timing Requirements**

		MIN	NOM	MAX	UNIT
t <sub>SCLK</sub>	SCLK minimum period	150			ns
t <sub>SCLKH</sub>	SCLK minimum high time	70			ns
t <sub>SCLKL</sub>	SCLK minimum low time	70			ns
t <sub>HI_nSCS</sub>	SDO minimum high time	600			ns
t <sub>SU_nSCS</sub>	nSCS input setup time	25			ns
t <sub>H_nSCS</sub>	nSCS input hold time	25			ns
t <sub>SU_SDI</sub>	SDI input data setup time	25			ns
t <sub>H_SDI</sub>	SDI input data hold time	25			ns
t <sub>EN_nSCS</sub>	Enable delay time, nSCS low to SDO active			45	ns
t <sub>DIS_nSCS</sub>	Disable delay time, nSCS high to SDO HI-Z			425	ns

## **6.6 Timing Diagrams**




Figure 6-1. SPI Timing Diagram

#### 6.7 Thermal Information

Refer Transient thermal impedance table for application related use case.

	THERMAL METRIC <sup>(1)</sup>	VQFN-HR package	UNIT
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	35.0	°C/W
R <sub>θJC(top)</sub>	Junction-to-case(top) thermal resistance	18.5	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	6.0	°C/W
$\Psi_{ m JT}$	Junction-to-top characterization parameter	0.6	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	6.0	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case(bottom) thermal resistance	N/A	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

## 6.7.1 Transient Thermal Impedance & Current Capability

Information based on thermal simulations

Table 6-1. Transient Thermal Impedance ( $R_{\theta JA}$ ) and Current Capability

		гослад(1)	)			Current [A] <sup>(2)</sup>		
PART NUMBER	R <sub>θJA</sub> [°C/W] <sup>(1)</sup>		without PWM <sup>(3)</sup>		with PWM <sup>(4)</sup>			
	0.1sec	1sec	DC	0.1sec	1sec	DC	1sec	DC
DRV8263-Q1	4.4	13.9	35.1	9.0	5.1	3.2	4.4	2.5

- (1) Based on thermal simulations using 40mm x 40mm x 1.6mm 4-layer PCB 2oz Cu on top and bottom layers, 1oz Cu on internal planes with 0.3 mm thermal via drill diameter, 0.025mm Cu plating, 1 minimum mm via pitch.
- (2) Estimated transient current capability at 85 °C ambient temperature for junction temperature rise to 150 °C
- (3) Only conduction losses (I<sup>2</sup>R) are considered
- (4) Switching loss roughly estimated by the following equation:

$$P_{SW} = V_{VM} \times I_{Load} \times f_{PWM} \times V_{VM} / SR$$
, where  $V_{VM} = 48V$ ,  $f_{PWM} = 20$ KHz,  $SR = 175V/\mu s$  (1)

## 6.8 Switching Waveforms

#### 6.8.1 Output switching transients

This section illustrates the switching transients for an inductive load due to external PWM or internal ITRIP regulation.

Product Folder Links: DRV8263-Q1

#### 6.8.1.1 High-Side Recirculation




Figure 6-2. Output Switching Transients for a H-Bridge with High-Side Recirculation

## 6.8.2 Wake-up Transients

## 6.8.2.1 HW Variant




Figure 6-3. Wake-up from SLEEP State to STANDBY State without ACK Pulse

Hand shake between controller and device during wake-up as follows:

- t0: Controller nSLEEP asserted high to initiate device wake-up
- t1: Device internal state Wake-up command registered by device (end of Sleep state)
- t2: Device nFAULT asserted low to acknowledge wake-up and indicate device ready for communication
- t3: Device internal state Initialization complete. nFAULT de-asserted. Device in STANDBY state.






Figure 6-4. Wake-up from SLEEP State to STANDBY State with ACK pulse

Hand shake between controller and device during wake-up as follows:

- t0: Controller nSLEEP asserted high to initiate device wake-up
- t1: Device internal state Wake-up command registered by device (end of Sleep state)
- t2: Device nFAULT asserted low to acknowledge wake-up and indicate device ready for communication
- t3: Device internal state Initialization complete
- t4 (any time after t3): Controller Issue nSLEEP reset pulse to acknowledge device wake-up
- t5: Device nFAULT de-asserted as an acknowledgment of nSLEEP reset pulse. Device in STANDBY state.




Figure 6-5. Power-up Via VDD to STANDBY State Without ACK Pulse

Hand shake between controller and device during power-up as follows:

- t0: Device internal state POR asserted based on under voltage on VDD (external supply)
- t1: Device internal state POR de-asserted based on recovery of voltage on VDD (external supply)
- t2: Device nFAULT asserted low to acknowledge wake-up and indicate device ready for communication
- t3: Device internal state Initialization complete. nFAULT de-asserted. Device in STANDBY state.




Figure 6-6. Power-up via VDD to STANDBY State with ACK pulse

Hand shake between controller and device during power-up as follows:

- t0: Device internal state POR asserted based on under voltage on VDD (external supply)
- t1: Device internal state POR de-asserted based on recovery of voltage on VDD (external supply)
- t2: Device nFAULT asserted low to acknowledge wake-up and indicate device ready for communication
- t3: Device internal state Initialization complete
- t4 (any time after t3): Controller Issue nSLEEP reset pulse to acknowledge device power-up
- t5: Device nFAULT de-asserted as an acknowledgment of nSLEEP reset pulse. Device in STANDBY state.

#### 6.8.2.2 SPI Variant




Figure 6-7. Wake-up from SLEEP State to STANDBY State

Hand shake between controller and device during a wake-up transient as follows:

- t0: Controller nSLEEP asserted high to initiate device wake-up
- t1: Device internal state Wake-up command registered by device (end of Sleep state)
- t2: Device nFAULT asserted low to acknowledge wake-up and indicate device ready for communication
- t3: Device internal state Initialization complete
- t4 (Any time after t3): Controller Issue CLR\_FLT command through SPI to acknowledge device wake-up
- t5: Device nFAULT de-asserted as an acknowledgment of CLR\_FLT command. Device in STANDBY state






Figure 6-8. Power-up via VDD to STANDBY State Transition

Hand shake between controller and device during power-up as follows:

- t0: Device internal state POR asserted based on under voltage on VDD (external supply)
- t1: Device internal state POR de-asserted based on recovery of voltage on VDD (external supply)
- t2: Device nFAULT asserted low to acknowledge wake-up and indicate device ready for communication
- t3: Device internal state Initialization complete
- t4 (Any time after t3): Controller Issue CLR FLT command through SPI to acknowledge device power-up
- t5: Device nFAULT de-asserted as an acknowledgment of CLR\_FLT command. Device in STANDBY state

## 6.8.3 Fault Reaction Transients

#### 6.8.3.1 Retry setting




Figure 6-9. Fault reaction with RETRY setting (shown for OCP occurrence on high-side when OUT is shorted to ground)

Short occurrence and recovery scenario with RETRY setting:

- · t1: An external short occurs.
- t2: OCP (Over Current Protection) fault confirmed after t<sub>OCP</sub>, output disabled, nFAULT asserted low to indicate fault.

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated

- www.ti.com
- t3: Device automatically attempts retry (auto retry) after t<sub>RFTRY</sub>. Each time output is briefly turned on to confirm short occurrence and then immediately disabled after t<sub>OCP</sub>. nFAULT remains asserted low through out. Cycle repeats till driver is disabled by the user or external short is removed, as illustrated further. Note that, in case of a TSD (Thermal Shut Down) event, automatic retry time depends on the cool off based on thermal hysteresis.
- t4: The external short is removed.
- t5: Device attempts auto retry. But this time, no fault occurs and device continues to keep the output enabled.
- t6: After a fault free operation for a period of t<sub>CLEAR</sub> is confirmed, nFAULT is de-asserted.
- SPI variant only Fault status remains latched until a CLR FLT command is issued.

Note that, in the event of an output short to ground causing the high-side OCP fault detection, IPROPI pin will continue to be pulled up to V<sub>IPROPI LIM</sub> voltage to indicate this type of short, while the output is disabled. This is especially useful for the HW variant to differentiate the indication of a short to ground fault from the other faults.

#### 6.8.3.2 Latch setting





Figure 6-10. Fault reaction with Latch setting (shown for OCP occurrence on high-side when OUT is shorted to ground)

Short occurrence and recovery scenario with LATCH setting:

- t1: An external short occurs.
- t2: OCP (Over Current Protection) fault confirmed after t<sub>OCP</sub>, output disabled, nFAULT asserted low to indicate fault.
- t3: A CLR FLT command (SPI variant) or nSLEEP RESET Pulse (HW variant) issued by controller. nFAULT is de-asserted and output is enabled. OCP fault is detected again and output is disabled with nFAULT asserted low.
- t4: The external short is removed.
- t5: A CLR FLT command (SPI variant) or nSLEEP RESET Pulse (HW variant) issued by controller. nFAULT is de-asserted and output is enabled. Normal operation resumes.
- SPI variant only Fault status remains latched until a CLR FLT command is issued.

Note that, in the event of an output short to ground causing the high-side OCP fault detection, IPROPI pin will continue to be pulled up to  $V_{\text{IPROPI LIM}}$  voltage to indicate this type of short, while the output is disabled. This is especially useful for the HW variant to differentiate the indication of a short to ground fault from the other faults.

## 6.9 Typical Characteristics



## 7 Detailed Description

## 7.1 Overview

The DRV8263-Q1 is a brushed DC motor driver that operates from 4.5 to 65V supporting a wide range of output load currents for various types of motors and loads. The device integrates an H-bridge output power stage that can be operated in three different control modes set by the MODE function. The device integrates a charge pump regulator to support efficient high-side N-channel MOSFETs with 100% duty cycle operation. The device operates from a power supply input (VM) which can be directly connected to a battery or DC voltage supply. The device also provides a low-power mode to minimize current draw during system inactivity. The digital block of the device is powered by an external supply input through the VDD pin. Both VM & VDD are required for operation.

The device is available in two interface variants -

- 1. HW variant The hardwired interface variant is available for easy device configuration. Due to the limited number of available pins in the device, this variant offers fewer configuration and fault reporting capabilities compared to the SPI variant.
- 2. SPI variant A standard 4-wire serial peripheral interface (SPI) with daisy chain capability allows flexible device configuration and detailed fault reporting to an external controller. The feature differences of the SPI and HW variants can be found in the device comparison section.

The DRV8263-Q1 device provides a load current sense output using current mirrors on the high-side power MOSFETs. The IPROPI pin sources a small current that is proportional to the current in the high-side MOSFETs (current sourced out of the OUTx pin). This current can be converted to a proportional voltage using an external resistor (R<sub>IPROPI</sub>). Additionally, for the SPI variant, the IPROPI pin can be programmed to output a current proportional to the die temperature. The device also supports a fixed off-time PWM chopping scheme for limiting current to the load. The current regulation level can be configured through the ITRIP function.

A variety of protection features and diagnostic functions are integrated into the device. These include supply voltage monitor (VMUV and VMOV), off-state (Passive) diagnostics (OLP), on-state (Active) diagnostics (OLA), overcurrent protection (OCP) for each power FET, powered-off braking (POB), over-temperature warning (OTW) and die temperature monitor, and over-temperature shutdown (TSD). Fault conditions are indicated on the nFAULT pin. The SPI variant has additional communication protection features such as frame errors and lock features for configuration register bits and driver control bits.



## 7.2 Functional Block Diagram




Figure 7-1. Functional Block Diagram - HW Variant




Figure 7-2. Functional Block Diagram - SPI Variant

## 7.3 Feature Description

## 7.3.1 External Components

Table 7-1 and Table 7-2 contain the recommended external components for the device.

#### **7.3.1.1 HW Variant**

**Table 7-1. External Components Table for HW Variant** 

Component	PIN	Recommendation
C <sub>VM1</sub>	VM	0.1μF, low ESR ceramic capacitor to GND rated for VM
C <sub>VM2</sub>	VM	Local bulk capacitor to GND, 10µF or higher, rated for VM to handle load transients. Refer to the section on bulk capacitor sizing.
C <sub>VDD</sub>	VDD	0.1μF, 6.3V, low ESR ceramic capacitor to GND.
R <sub>IPROPI</sub>	IPROPI	Typically $500 - 5000\Omega~0.063~W$ resistor to GND, depending on the controller ADC dynamic range. The pin can be shorted to GND if ITRIP and IPROPI function is not needed.
C <sub>IPROPI</sub>	IPROPI	Optional 10 - 100nF, 6.3V capacitor to GND to slow down the ITRIP regulation loop. Refer Over Current Protection (OCP) section.
R <sub>nFAULT</sub>	nFAULT	Typically 1K $\Omega$ - 10K $\Omega$ , 0.063W pull-up resistor to controller supply.
R <sub>SR</sub>	SR	Open or short to GND or 0.063W 10% resistor to GND depending on the setting. Refer SR section.
R <sub>ITRIP</sub>	ITRIP	Open or short to GND or 0.063W 10% resistor to GND depending on the setting. Refer ITRIP table.



## Table 7-1. External Components Table for HW Variant (continued)

Component	PIN	Recommendation
R <sub>DIAG</sub>	DIAG	Open or short to GND or 0.063W 10% resistor to GND depending on the setting. Refer DIAG section.

#### 7.3.1.2 SPI Variant

#### Table 7-2. External Components Table for SPI Variant

Component	PIN	Recommendation	
C <sub>VM1</sub>	VM	0.1μF, low ESR ceramic capacitor to GND rated for VM	
C <sub>VM2</sub>	VM	Local bulk capacitor to GND, 10µF or higher, rated for VM to handle load transients. Refer to the section on bulk capacitor sizing.	
C <sub>VDD</sub>	VDD	0.1μF, 6.3V, low ESR ceramic capacitor to GND.	
R <sub>IPROPI</sub>	IPROPI	Typically 500 - 5000 $\Omega$ 0.063W resistor to GND, depending on the controller ADC dynamic range. The pin can be shorted to GND if ITRIP and IPROPI function is not needed.	
C <sub>IPROPI</sub> IPROPI		Optional 10 - 100nF, 6.3V capacitor to GND to slow down the ITRIP regulation loop. Refer Over Current Protection (OCP) section.	
R <sub>nFAULT</sub> nFAULT		Typically $1K\Omega$ - $10K\Omega$ , $0.063W$ pull-up resistor to controller supply. If nFAULT signaling is not this pin can be short to GND or left open.	

#### 7.3.2 Bridge Control

The DRV8263-Q1 device provides three separate modes to support different control schemes with the EN/IN1 and PH/IN2 pins. The control mode is selected through the MODE setting. MODE is a 3-level setting based on the MODE pin for the HW variant or S MODE bits in the CONFIG3 register for the SPI variant as summarized in Table 7-3:

Table 7-3. Mode table

MODE pin	S_MODE bits	Device Mode	Description				
R <sub>LVL1</sub>	00b	PH/EN mode	full-bridge mode where EN/IN1 is the PWM input, PH/IN2 is the direction input				
R <sub>LVL2</sub>	01b	Independent mode	Independent control for 2 half-bridges				
R <sub>LVL3</sub>	10b, 11b	PWM mode	full-bridge mode where EN/IN1 and PH/IN2 control the PWM respectively depending on the direction				
R <sub>LVL4</sub> (DRV8263A-Q1)	P_EN = 1b	Paralell mode	parallel Half-bridge mode where input is synchronized for OUT1 and OUT2, outputs can be tied together				

In the HW variant, MODE pin is latched during device initialization following power-up or wake-up from sleep. Update during operation is blocked.

In the SPI variant of the device, the mode setting can be changed anytime the SPI communication is available by writing to the S MODE bits and P EN bit. This change is immediately reflected.

The inputs can accept static or pulse-width modulated (PWM) voltage signals for either 100% or PWM drive modes. The device input pins can be powered before VM is applied. By default, the nSLEEP and DRVOFF pins have an internal pull-down and pull-up resistor respectively, to maintain the outputs are Hi-Z if no inputs are present. Both the EN/IN1 and PH/IN2 pins also have internal pull down resistors. The sections below show the truth table for each control mode.

The device automatically generates the desired dead-time needed during transitioning between the high-side and low-side FET on the switching half-bridge. This timing is based on internal FET gate-source voltage feedback. No external timing is required. This scheme provides for minimum dead time, while guaranteeing no shoot-through current.

Product Folder Links: DRV8263-Q1

#### Note

 The SPI variant also provides additional control through the SPI\_IN register bits. Refer to -Register - Pin control.

#### 7.3.2.1 PH/EN mode

In this mode, the two half-bridges are configured to operate as a full-bridge. EN/IN1 is the PWM input and PH/IN2 is the direction input.

Table 7-4. Control table - PH/EN mode

nSLEEP	DRVOFF	EN/IN1	PH/IN2	OUT1	OUT2	Device State
0	X	Χ	X	Hi-Z	Hi-Z	SLEEP
1	1	0	0	Hi-Z	Hi-Z	STANDBY
1	1	1	0			
1	1	0	1	Refer Off-state	diagnostics table	STANDBY
1	1	1	1			
1	0	0	X	Н	Н	ACTIVE
1	0	1	0	L(1)	Н	ACTIVE
1	0	1	1	Н	լ(1)	ACTIVE

<sup>(1)</sup> If internal ITRIP regulation is enabled and ITRIP level is reached, then OUTx is forced "H" for a fixed time

#### 7.3.2.2 PWM mode

In this mode, the two half-bridges are configured to operate as a full-bridge. EN/IN1 provides the PWM input in one direction, while PH/IN2 provides the PWM in the other direction.

Table 7-5. Control table - PWM mode

nSLEEP	DRVOFF	EN/IN1	PH/IN2	OUT1	OUT2	Device State
0	Х	Х	Х	Hi-Z	Hi-Z	SLEEP
1	1	0	0	Hi-Z	Hi-Z	STANDBY
1	1	1	0			STANDBY
1	1	0	1	<u> </u>		STANDBY
1	1	1	1			STANDBY
1	0	0	0	Н	Н	ACTIVE
1	0	0	1	L(1)	Н	ACTIVE
1	0	1	0	Н	L(1)	ACTIVE
1	0	1	1	Hi-Z	Hi-Z	STANDBY

<sup>(1)</sup> If internal ITRIP regulation is enabled and ITRIP level is reached, then OUTx is forced "H" for a fixed time

For the SPI variant, by setting the EXTEND bit in the CONFIG2 register, there are additional Hi-Z states that are possible, when a forward ([EN/IN1 PH/IN2] = [1 0]) or reverse ([EN/IN1 PH/IN2] = [0 1]) command is followed by a Hi-Z command ([EN/IN1 PH/IN2] = [1 1]). In this condition of Hi-Z (coasting), only the half-bridge involved with the PWM is Hi-Z, while the HS FET on the other half-bridge is kept ON. The determination on which half-bridge to Hi-Z is made based on the previous cycle. This is summarized in Table 7-6.

Table 7-6. PWM EXTEND table (EXTEND bit = 1b)

PREVIOL	PREVIOUS STATE		CURRENT S	TATE	Device State Transition
OUT1	OUT2	OUT1	OUT2	IPROPI	Device State Transition
Hi-Z	Hi-Z	Hi-Z	Hi-Z	No current	Remains in STANDBY, no change
Н	Н	Hi-Z	Hi-Z	No current	ACTIVE to STANDBY
L	Н	Hi-Z	Н	ISNS2	ACTIVE to STANDBY

Copyright © 2025 Texas Instruments Incorporated

Submit Document Feedback



## Table 7-6. PWM EXTEND table (EXTEND bit = 1b) (continued)

PREVIOL	JS STATE	CURRENT STATE			Device State Transition
OUT1	OUT2	OUT1	OUT2	IPROPI	Device State Transition
Н	L	Н	Hi-Z	ISNS1	ACTIVE to STANDBY

#### 7.3.2.3 Independent mode

In this mode, the two half-bridges are configured to be used as two independent half-bridges. The Table 7-7 shows the logic table for bridge control.

Table 7-7. Control table - Independent mode

nSLEEP	DRVOFF	EN/IN1	PH/IN2	OUT1	OUT2	Device State
0	X	X	X	Hi-Z	Hi-Z	SLEEP
1	1	0	0	Hi-Z	Hi-Z	STANDBY
1	1	1	0			STANDBY
1	1	0	1	<u> </u>		STANDBY
1	1	1	1			STANDBY
1	0	0	0	L	L	ACTIVE
1	0	0	1	L	H <sup>(1)</sup>	ACTIVE
1	0	1	0	H <sup>(1)</sup>	L	ACTIVE
1	0	1	1	H <sup>(1)</sup>	H <sup>(1)</sup>	ACTIVE

For the SPI variant, it is possible to have independent Hi-Z control of both half-bridges through equivalent bits, S\_DRVOFF & S\_DRVOFF2 in the SPI\_IN register, when the SPI\_IN register has been unlocked. Table 7-8 shows the logic table for bridge control using the pin & register combined inputs. Refer to - Register - Pin control for details on the combined inputs shown in Table 7-8.

Table 7-8. Control table - Independent mode for SPI variant, when SPI\_IN is unlocked

nSLEEP	DRVOFF1 combined	DRVOFF2 combined	EN_IN1 combined	PH_IN2 combined	OUT1	OUT2	Device State
0	Х	Х	Х	Х	Hi-Z	Hi-Z	SLEEP
1	1	1	0	0	Hi-Z	Hi-Z	STANDBY
1	1	1	1	0			STANDBY
1	1	1	0	1	Refer Off-state of	diagnostics table	STANDBY
1	1	1	1	1			STANDBY
1	1	0	Х	0	Hi-Z	L	ACTIVE
1	1	0	Х	1	Hi-Z	H <sup>(1)</sup>	ACTIVE
1	0	1	0	Х	L	Hi-Z	ACTIVE
1	0	1	1	Х	H <sup>(1)</sup>	Hi-Z	ACTIVE
1	0	0	0	0	L	L	ACTIVE
1	0	0	0	1	L	H <sup>(1)</sup>	ACTIVE
1	0	0	1	0	H <sup>(1)</sup>	L	ACTIVE
1	0	0	1	1	H <sup>(1)</sup>	H <sup>(1)</sup>	ACTIVE

<sup>(1)</sup> If internal ITRIP regulation is enabled and ITRIP level is reached, then OUTx is forced "L" for a fixed time

In this mode, the device behavior is as listed below:

- Load current can be sensed only for current from VM → OUTx → Load. So current sense is not possible for high-side loads.
- For the SPI variant, the current on IPROPI pin can be configured to be the current of either half-bridge or the sum of the high-side sense current from both the half-bridges, as per the ISEL bits.

Product Folder Links: DRV8263-Q1

- www.ti.com
- For the HW variant, the current on IPROPI pin is the sum of the high-side sense current from both the half-bridges. This limits the ITRIP current regulation feature as a combined current regulation, rather than as truly independent.
- Slew rate configurability is limited for low-side recirculation (low-side loads)
- Active state open load diagnostics (OLA) is possible only for high-side loads
- · For the HW variant, it is NOT possible to have independent Hi-Z control of each half-bridge. Asserting DRVOFF pin high will Hi-Z both the half-bridges.

#### 7.3.2.4 Register - Pin Control - SPI Variant Only

The SPI variant allows control of the bridge through the specific register bits, S DRVOFF, S DRVOFF2, S\_ENIN1, S\_PHIN2 in the SPI\_IN register, provided the SPI\_IN register has been unlocked. The user can unlock this register by writing the right combination to the SPI IN LOCK bits in the COMMAND register.

Additionally, the user can configure between an AND / OR logic combination of each of external input pin with their equivalent register bit in the SPI IN register. This logical configuration is done through the equivalent selects bits in the CONFIG4 register:

DRV\_SEL, ENIN1\_SEL and PHIN2\_SEL

The control of the output is similar to the truth tables described in the section before, but with these logically combined inputs. These combined inputs are listed as follows:

- Combined input = Pin input OR equivalent SPI\_IN register bit, if equivalent CONFIG4 select bit = 0b
- Combined input = Pin input AND equivalent SPI\_IN register bit, if equivalent CONFIG4 select bit = 1b
- In Independent mode:
  - DRVOFF2 combined = DRVOFF pin OR S DRVOFF2 bit, if DRV\_SEL bit = 0b
  - DRVOFF2 combined = DRVOFF pin AND S\_DRVOFF2 bit, if DRV\_SEL bit = 1b

Note that external nSLEEP pin is still needed for sleep function.

This logical combination offers more configurability to the user as shown in the table below.

**Table 7-9. Register - Pin Control Examples** 

Example	CONFIG4: xxx_SEL Bit	PIN status	SPI_IN Bit Status	Comment
DRVOFF as redundant shutoff	DRV_SEL = 0b	DRVOFF active	S_DRVOFF active	Either DRVOFF pin = 1 or S_DRVOFF bit = 1 will shutoff the output
Pin only control	DRV_SEL = 1b	DRVOFF active	S_DRVOFF = 1b	Only DRVOFF pin function is available
Register only control	PHIN2_SEL bit = 0b	PH/IN2 - short to GND or float	S_PHIN2 active	PH (direction) will be controlled by the register bit alone

#### 7.3.3 Device Configuration

This section describes the various device configurations to enable the user to configure the device to suit their use case.

#### 7.3.3.1 Slew Rate (SR)

The SR pin (HW variant) or SR bit in the CONFIG3 and EXT\_SR bits in CONFIG5 register (SPI variant) determines the voltage slew rate of the driver output. This enables the user to optimize the PWM switching losses while meeting the EM conformance requirements. The device supports four slew rate settings and two additional extended slew rate options. Depending on the use case, refer to the switching parameters table for either high-side recirculation or low-side recirculation in the Section 6.4 section for the slew rate range and values.

Copyright © 2025 Texas Instruments Incorporated

Submit Document Feedback

#### Note

The SPI variant also offers an **optional** spread spectrum clocking (SSC) feature that spreads the internal oscillator frequency +/- 12% around the mean with a period triangular function of approximately 1.3MHz to reduce emissions at higher frequencies. There is **no** spread spectrum clocking (SSC) feature in the HW variant.

In the HW variant, the SR pin is **latched** during device initialization following power-up or wake-up from sleep. Update during operation is blocked.

In the SPI variant, the slew rate setting can be changed at any time when SPI communication is available by writing to the SR bit. This change is immediately reflected.

#### 7.3.3.2 IPROPI

The device features an output (IPROPI pin) for current sensing and die temperature measurement. This information can be used for status or regulation of loads (on OUTx), or to check die temperature. These integrated features eliminate the need for multiple external sense resistors or sense circuitry, reducing system size, cost and complexity.

The device senses the load current by using a shunt-less high-side current mirror topology. This way the device can only sense an uni-directional high-side current from  $VM \rightarrow OUTx \rightarrow Load$  through the high-side FET when it is fully turned ON (linear mode).

The IPROPI pin must be connected to an external resistor ( $R_{IPROPI}$ ) to ground in order to generate a proportional voltage  $V_{IPROPI}$ . This allows for the load current to be measured as a voltage-drop across the  $R_{IPROPI}$  resistor with an analog to digital converter (ADC). The  $R_{IPROPI}$  resistor can be sized based on the expected load current in the application so that the full range of the controller ADC is utilized.

Depending on the ISEL bits setting or the EXT\_ISEL bits for DRV8263A-Q1, the IPROPI pin can also output analog current representation of the die temperature. This is intended for use in testing and evaluation, but not during device run-time.

Table 7-10. ISEL settings for DRV8263-Q1

Interface	S_MODE	MODE	ISEL	IPROPI
			11b	$(I_{HS1} + I_{HS2}) \times A_{IPROPI}$
	005 405 445	DITION or DWM full bridge mode	EXT_ISEL = 10b	I <sub>HS2</sub> x A <sub>IPROPI</sub> (DRV8263A-Q1)
	00b, 10b, 11b	PH/EN or PWM, full-bridge mode	EXT_ISEL = 01b	I <sub>HS1</sub> x A <sub>IPROPI</sub> (DRV8263A-Q1)
			00b	Die Temperature Readout
SPI	01b		11b	$(I_{HS1} + I_{HS2}) \times A_{IPROPI}$
		Independent half-bridge mode	10b	I <sub>HS2</sub> x A <sub>IPROPI</sub>
		independent nan-bridge mode	01b	I <sub>HS1</sub> x A <sub>IPROPI</sub>
			00b	Die Temperature Readout
			11b	Reserved
	D EN - 1b	Parallel half-bridge mode	10b	Reseved
	P_EN = 1b	(DRV8263A-Q1)	01b	(I <sub>HS1</sub> + I <sub>HS2</sub> ) x A <sub>IPROPI</sub>
			00b	Die Temperature Readout
HW	NA	PH/EN or PWM (full-bridge mode) or Independent half-bridge mode	NA	(I <sub>HS1</sub> + I <sub>HS2</sub> ) x A <sub>IPROPI</sub>

Product Folder Links: DRV8263-Q1

#### Note

# ISEL = 01b or 10b are not recommended in full-bridge mode, use EXT\_ISEL for DRV8263A-Q1 as applicable

When the IPROPI output is configured for die temperature readout, the device outputs a current as per the following formula -

Current ( $\mu$ A) = 3.00 \* (Temperature in °C) + 863

This equation is valid for temperatures between -40 °C and 185 °C. For example, when the die temperature is 85° C and ISEL is selected for the die temperature readout, current out of the IPROPI pin will be 1.118mA.

#### 7.3.3.3 ITRIP Regulation

The device offers an optional internal load current regulation feature using fixed TOFF time method. This is done by comparing the voltage on the IPROPI pin against a reference voltage determined by ITRIP setting. TOFF time is fixed at 30µsec for HW variant, while TOFF time is configurable between or 20 to 50µsec for the SPI variant using TOFF bits in the CONFIG3 register.

The ITRIP regulation, when enabled, comes into action only when the HS FET is enabled and current sensing is possible. In this scenario, when the voltage on the IPROPI pin exceeds the reference voltage set by the ITRIP setting, the internal current regulation loop forces the following action:

- In PH/EN or PWM mode, OUT1 = H, OUT2 = H (high-side recirculation) for the fixed TOFF time
  - Cycle skipping: Due to minimum duty cycle limitations (especially at low slew rate settings and high VM), load current continues to increase even with ITRIP regulation. To prevent this current walk away, a cycle skipping scheme is implemented, where, if IOUT sensed is still greater than ITRIP at the end of TOFF time, then the recirculation time is extended by an additional TOFF period. This recirculation time addition continues till IOUT sensed is less than ITRIP at the end of the TOFF period.
- In Independent mode, If OUTx = H, then toggle OUTx = L for the fixed TOFF time, else no action on OUTx

#### Note

The user inputs always takes **precedence** over the internal control. That means that if the inputs change during the TOFF time, the remainder of the TOFF time is ignored and the outputs follows the inputs as commanded.




Figure 7-3. ITRIP Implementation

The current limit is set by the following equation:

ITRIP regulation level = 
$$V_{ITRIP} / (R_{IPROPI} X A_{IPROPI})$$
 (2)






Figure 7-4. Fixed TOFF ITRIP Current Regulation

In Independent mode, the ITRIP function is not independent. If either bridge reaches ITRIP, any half-bridge with OUTx pin high is toggled low for TOFF duration.

The ITRIP comparator output (ITRIP\_CMP) is ignored during output slewing to avoid false triggering of the comparator output due to current spikes from the load capacitance. Additionally, in the event of transition from low-side recirculation, an additional blanking time  $t_{BLANK}$  is needed for the sense loop to stabilize before the ITRIP comparator output is valid.

ITRIP is a 6-level setting for the HW variant. The SPI variant offers two more settings. This is summarized in the table below:

ITRIP Pin	S_ITRIP Register Bits	V <sub>ITRIP</sub> [V]
R <sub>LVL1</sub>	000b	Regulation Disabled
R <sub>LVL2</sub>	001b	1.2
Not available	010b	1.44
Not available	011b	1.67
R <sub>LVL3</sub>	100b	2.00
R <sub>LVL4</sub>	101b	2.34
R <sub>LVL5</sub>	110b	2.67
R <sub>LVL6</sub>	111b	3.00

Table 7-11. ITRIP Table

In the HW variant of the device, the ITRIP pin changes are transparent and changes are reflected immediately.

In the SPI variant of the device, the ITRIP setting can be changed at any time when SPI communication is available by writing to the S ITRIP bits. This change is immediately reflected in the device behavior.

SPI variant only - If the ITRIP regulation levels are reached, the ITRIP\_CMP bit in the STATUS1 register is set. There is no nFAULT pin indication. This bit can be cleared with a CLR\_FLT command.

#### Note

If the application requires a linear ITRIP control with multiple steps beyond the choices provided by the device, an external DAC can be used to force the voltage on the bottom side of the IPROPI resistor, instead of terminating the voltage to GND. With this modification, the ITRIP current can be controlled by the external DAC setting as follows:

ITRIP regulation level = 
$$(V_{ITRIP} - V_{DAC}) / (R_{IPROPI} \times A_{IPROPI})$$
 (3)

#### 7.3.3.4 DIAG

The DIAG is a pin (HW variant) or register (SPI variant) setting that is used in both ACTIVE and STANDBY operation of the device, as follows:

- STANDBY state
  - In PH/EN or PWM modes: Enable or disable Off-state diagnostics (OLP)
    - , as well as enable or disable POB.
  - In Independent mode: Enable or disable Off-state diagnostics (OLP), as well as select the OLP
    combinations when enabled. Refer to the tables in the Off-state diagnostics (OLP) section for details
    on this.
- ACTIVE state
  - In Independent mode: Mask ITRIP regulation function if the load type is indicated as high-side load.
  - SPI variant only In Independent mode: Mask active open load detection (OLA) if the load type is indicated as low-side load.
  - HW variant only configure device wake-up and fault reaction between retry and latch settings

#### 7.3.3.4.1 HW variant

For the HW variant, the DIAG pin is a 6-level setting. Depending on the mode, the configurations are summarized in the table below.

DIAG pin Off-state diagnostics nSLEEP Wakeup Pulse POB **Fault reaction** Disabled Not Required  $R_{LVL1}$ Disabled Retry  $R_{LVL2}$ Disabled Not Required Disabled Latch Disabled Not Required Enabled  $R_{LVL3}$ Latch Enabled Not Required Disabled Latch  $R_{LVL4}$  $R_{LVL5}$ Disabled Required Disabled Latch Enabled (only in sleep Enabled RIVI6 Not Required Latch mode)

Table 7-12. DIAG table for the HW variant, PH/EN or PWM mode

DIAG pin	STAND	BY state	ACTIVE state			
	Off-state diagnostics	nSLEEP wake pulse	Load Configuration	Fault reaction	IPROPI / ITRIP	
R <sub>LVL1</sub>	Disabled	Not required	Low-side load	Retry	Available	
R <sub>LVL2</sub>	Enabled	Required	Low-side load	Latch	Available	
R <sub>LVL3</sub>	Enabled	Required	High-side load	Latch	Disabled	
R <sub>LVL4</sub>	Enabled	Not required	High-side load	Retry	Disabled	
R <sub>LVL5</sub>	Disabled	Required	Low-side load Latch		Available	
R <sub>LVL6</sub>	Enabled	Not required	Low-side load	Retry	Available	

#### Note

HW variant only - In Independent mode: Option to disable off-state diagnostics for a high-side load use case is not supported. In this case, setting DRVOFF pin high and IN pin low is only way to disable off-state diagnostics.

In the HW variant, the DIAG pin is **latched** during device initialization following power-up or wake-up from sleep. Update during operation is blocked.

#### 7.3.3.4.2 SPI variant

For the SPI variant, S\_DIAG is a 2-bit setting in the CONFIG2 register. Depending on the mode, its configurations are summarized in the table below.

Table 7-14. DIAG table for the SPI variant, PH/EN or PWM mode

S DIAG bits	STANDBY state	ACTIVE state							
3_DIAG DIES	Off-state diagnostics On-state diagnostics	On-state diagnostics							
00b	Disabled	Available							
01b, 10b, 11b	Enabled	Available							

#### Table 7-15. DIAG table for the SPI variant, Independent mode

S_DIAG bits	STANDBY state	ACTIVE state					
	Off-state diagnostics	Load Configuration	On-state diagnostics	IPROPI / ITRIP			
00b	Disabled	Low-side load	Disabled	Available			
01b	Enabled <sup>(1)</sup>	Low-side load	Disabled	Available			
10b	Disabled	High-side load	Available	Disabled			
11b	Enabled <sup>(1)</sup>	High-side load	Available	Disabled			

In the SPI variant of the device, the settings can be changed anytime when SPI communication is available by writing to the S\_DIAG bits. This change is immediately reflected.

## 7.3.4 Protection and Diagnostics

The driver is protected against over-current and over-temperature events to maintain device robustness. Additionally, the device also offers load monitoring (on-state and off-state) and over / under voltage monitoring on VM pin to signal any unexpected conditions. Fault signaling is done through a low-side open drain nFAULT pin which gets pulled to GND on detection of a fault condition. Transition to SLEEP state automatically deasserts nFAULT.

#### Note

In the SPI variant, nFAULT pin logic level is the inverted copy of the FAULT bit in the FAULT register. Only exception is when off-state diagnostics are enabled and SPI\_IN register is locked (Refer OLP section).

For the SPI variant, whenever nFAULT is asserted low, the device logs the fault into the FAULT and STATUS registers. These registers can be cleared only by CLR FLT command.

Getting all the useful diagnostic information for periodic software monitoring in a single 16 bit SPI frame is possible by:

- Reading the STATUS1 register during ACTIVE state
- Reading the STATUS2 register during STANDBY state

All the diagnosable fault events can be uniquely identified by reading the STATUS registers.

## 7.3.4.1 Over Current Protection (OCP)

- Device state: ACTIVE
- Mechanism & thresholds: An analog current limit circuit on each MOSFET limits the peak current out of the
  device even in hard short circuit events. If the output current exceeds the overcurrent threshold, I<sub>OCP</sub>, for
  longer than t<sub>OCP</sub>, then an over current fault is detected.
- Action:
  - nFAULT pin is asserted low
  - Reaction is based on mode selection:

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated

- PH/EN or PWM mode Both OUTx is Hi-Z
- Independent mode the affected half-bridge OUTx is Hi-Z
- For a short to GND fault (over current detected on the high-side FET), the IPROPI pin continues to be
  pulled up to V<sub>IPROPI\_LIM</sub> even if the FET has been disabled. For the HW variant, this helps differentiate a
  short to GND fault during ACTIVE state from other fault types, as the IPROPI pin is pulled high while the
  nFAULT pin is asserted low.
- Reaction configurable between latch setting and retry setting based on t<sub>RETRY</sub> and t<sub>CLEAR</sub>
- User can add a capacitor in the range of 10nF to 100nF on the IPROPI pin to ensure OCP detection in case of a load short condition when internal ITRIP regulation is enabled. This is especially true where there is enough inductance in the short that causes ITRIP regulation to trigger ahead of the OCP detection, resulting in the device missing the short detection. To ensure that OCP detection wins this race condition, a small capacitance added on the IPROPI pin slows down the ITRIP regulation loop enough to allow the OCP detection circuit to work as intended.

The SPI variant offers configurable  $I_{OCP}$  levels and  $t_{OCP}$  filter times. Refer CONFIG4 register for these settings.

## 7.3.4.2 Over Temperature Warning (OTW) - SPI Variant Only

- · Device state: STANDBY, ACTIVE
- Mechanism & thresholds: if the die temperature exceeds T<sub>OTW</sub> for a time greater than t<sub>OTW</sub>, then an over temperature warning is detected.
- The OTW\_SEL bit programs the T<sub>OTW</sub> levels. Refer CONFIG1 register for these settings.
- · Action:
  - OTW bit is made 1b
  - The device performs no additional action and continues to function
  - If OTW REP bit is 1b -
    - · nFAULT output is pulled low
    - FAULT bit is made 1b
- When the die temperature falls below the hysteresis point (T<sub>HYS\_OTW</sub>) of the overtemperature warning, the OTW bit clears automatically.

#### 7.3.4.3 Over Temperature Protection (TSD)

- · Device state: STANDBY, ACTIVE
- Mechanism & thresholds: If the device detects an over temperature event, set by T<sub>TSD</sub> for a time greater than t<sub>TSD</sub>, then an over temperature fault is detected.
- · Action:
  - nFAULT pin is asserted low
  - Both OUTx is Hi-Z
  - IPROPI pin is Hi-Z
- Reaction configurable between latch setting and retry setting based on T<sub>HYS</sub> and t<sub>CLEAR TSD</sub>

#### 7.3.4.4 Off-State Diagnostics (OLP)

The user can determine the impedance on the OUTx node using off-state diagnostics in the STANDBY state when the power FETs are off. With this diagnostics, it is possible to detect the following fault conditions passively in the STANDBY state:

- · Output short to VM or GND
- · Open load for full-bridge load or low-side load
- Open load for high-side load

#### Note

It is NOT possible to detect a **load short** with this diagnostic. However, the user can deduce this logically if an over-current fault (OCP) occurs during ACTIVE operation, but OLP diagnostics do not report any fault in the STANDBY state. The occurrence of both OCP in the ACTIVE state and OLP in the STANDBY state would imply a terminal short (short on OUT node).



- The user can configure the following combinations
  - Internal pull up resistor (R<sub>OLP PU</sub>) on OUTx
  - Internal pull down resistor (R<sub>OLP\_PD</sub>) on OUTx
  - Comparator reference level
  - Comparator input selection (OUT1 or OUT2)
- This combination is determined by the controller inputs (pins only for the HW variant) or equivalent bits in the SPI IN register for the SPI variant if the SPI IN register has been unlocked.
- HW variant When off-state diagnostics are enabled, comparator output (OLP\_CMP) is available on nFAULT pin.
- SPI variant The off-state diagnostics comparator output (OLP\_CMP) is available on OLP\_CMP bit in STATUS2 register. Additionally, if the SPI\_IN register has been locked, this comparator output is also available on the nFAULT pin when off-state diagnostics are enabled.
- The user is expected to toggle through all the combinations and record the comparator output after its output is settled.
- Based on the input combinations and comparator output, the user can determine if there is a fault on the output.




Figure 7-5. Off-State Diagnostics for full-bridge Load (PH/EN or PWM Mode)

The OLP combinations and truth table for a no fault scenario vs. fault scenario for a full-bridge load in PH/EN or PWM modes is shown in Table 7-16.

Table 7-16. Off-State Diagnostics Table - PH/EN or PWM Mode (full-bridge)

User Inputs				OLP Set-Up			OLP CMP Output				
nSLEEP	DRVOFF	EN/IN1	PH/IN2	OUT1	OUT2	CMP REF	Output selected	Normal	Open	GND Short	VM Short
1	1	1	0	R <sub>OLP_PU</sub>	R <sub>OLP_PD</sub>	V <sub>OLP_REFH</sub>	OUT1	L	н	L	Н
1	1	0	1	R <sub>OLP_PU</sub>	R <sub>OLP_PD</sub>	V <sub>OLP_REFL</sub>	OUT2	Н	L	L	Н
1	1	1	1	R <sub>OLP_PD</sub>	R <sub>OLP_PU</sub>	V <sub>OLP_REFL</sub>	OUT2	Н	Н	L	Н

The OLP combinations and truth table for a no fault scenario vs. fault scenario for a low-side load in Independent mode is shown in Table 7-17.

Submit Document Feedback

Table 7-17. Off-State Diagnostics Table for Low-Side Load - Independent Mode

		User	Inputs				OLP S	Set-Up	•	OLP_CMP Output			
DIAG pin	S_DIAG bits	nSLEEP	DRVOFF	EN/IN1	PH/IN2	OUT1	OUT2	CMP REF	Output selected	Normal	Open	Short to VM	
LVL2, LVL6	01b	1	1	1	don't care	R <sub>OLP_PU</sub>	Hi-Z	V <sub>OLP_REF</sub>	OUT1	L	н	н	
LVL3, LVL4	11b	1	1	1	don't care	R <sub>OLP_PD</sub>	Hi-Z	V <sub>OLP_REF</sub>	OUT1	L	L	н	
LVL2, LVL6	01b	1	1	0	1	Hi-Z	R <sub>OLP_PU</sub>	V <sub>OLP_REF</sub>	OUT2	L	н	н	
LVL3, LVL4	11b	1	1	0	1	Hi-Z	R <sub>OLP_PD</sub>	V <sub>OLP_REF</sub>	OUT2	L	L	н	

The OLP combinations and truth table for a no fault scenario vs. fault scenario for a high-side load in Independent mode is shown in Table 7-18.

Table 7-18. Off-State Diagnostics Table for High-Side Load - Independent Mode

		User	Inputs				OLP S	Set-Up		OLP_CMP Output			
DIAG pin	S_DIAG bits	nSLEEP	DRVOFF	EN/IN1	PH/IN2	OUT1	OUT2	CMP REF	Output selected	Normal	Open	Short to GND	
LVL2, LVL6	01b	1	1	1	don't care	R <sub>OLP_PU</sub>	Hi-Z	V <sub>OLP_REF</sub>	OUT1	Н	н	L	
LVL3, LVL4	11b	1	1	1	don't care	R <sub>OLP_PD</sub>	Hi-Z	V <sub>OLP_REF</sub>	OUT1	Н	L	L	
LVL2, LVL6	01b	1	1	0	1	Hi-Z	R <sub>OLP_PU</sub>	V <sub>OLP_REF</sub>	OUT2	Н	Н	L	
LVL3, LVL4	11b	1	1	0	1	Hi-Z	R <sub>OLP_PD</sub>	V <sub>OLP_REF</sub>	OUT2	Н	L	L	

### 7.3.4.5 On-State Diagnostics (OLA) - SPI Variant Only

- Device state: ACTIVE high-side recirculation
- Mechanism and threshold: On-state diagnostics (OLA) can detect an open load detection in the ACTIVE state during high-side recirculation. This includes high-side load connected directly to VM or through a high-side FET on the other half-bridge. During a PWM switching transition, the inductive load current re-circulates into VM through the HS body diode when the LS FET is turned OFF. The device looks for a voltage spike on OUTx above VM during the brief dead time, before the HS FET is turned ON. To observe the voltage spike, this load current needs to be higher than the pull down current (I<sub>PD\_OLA</sub>) on the output asserted by the FET driver. Device has configurable bit OLA\_FLTR (CONFIG4) for either "16" or "1024" consecutive re-circulation switching cycles with absence of this voltage spike to indicate a loss of load inductance or increase in load resistance and is detected as an OLA fault.
- Action:
  - nFAULT pin is asserted low
  - Output normal function maintained
  - IPROPI pin normal function maintained
- Reaction configurable between latch setting and retry setting. In retry setting, OLA fault is automatically
  cleared with the detection of either "16" or "1024" consecutive voltage spikes during re-circulation switching
  cycles.
- OLA Fault Behavior during direction change:
  - Retry mode If an open load condition is detected on OUTx, OLAx bit is set if condition persists for longer than the filter time. OLAx filter is cleared on direction change.

Copyright © 2025 Texas Instruments Incorporated

Submit Document Feedback



- Latch mode If an open load condition is detected on OUTx, OLAx is set if condition persists for longer than the filter time. OLAx remains latched until a CLR\_FLT command is issued. OLAx filter is cleared on direction change.
- OLA Fault Behavior during CLR\_FLT command:
  - Retry mode CLR FLT command is not used.
  - Latch mode If an open load condition is detected on OUT1, OLA1 is set if condition persists for

longer than the filter time. OLAx remains latched until a CLR\_FLT command is issued, which is cleared regardless of open load condition. If the condition does exist, OLA fault is reported again after the filter time.

This monitoring is optional and can be disabled.

#### Note

OLA is not supported for low-side loads (low-side recirculation).




Figure 7-6. On-State Diagnostics

# 7.3.4.6 Manual Diagnostics - DRV8265-Q1 SPI Variant Only

The Manual Off-state diagnostics mode M\_OLP\_EN overrides the sequencing in off-state diagnostics allowing the user to fully configure the selected OUTx internal pullup, pulldown, Hi-Z resistors and monitor pin output on OLP\_CMP status using CONFIG5 and CONFIG6 registers. The manual diagnostics comparator output (OLP\_CMP) is available on OLP\_CMP bit in STATUS2 register. This combination is determined by the controller inputs or equivalent bits in the SPI\_IN register for the SPI variant if the SPI\_IN register has been unlocked.

The user can configure the Manual Diagnostics to determine the impedance on the OUTx node using off-state diagnostics in the STANDBY state when the power FETs are off or test for a FET fault in the ACTIVE state. With the Manual Diagnostics mode the user has full control of test circuit and it is possible to detect the following fault conditions as examples:

- Output short to VM or GND
- · Open load for full-bridge load or low-side load
- · Open load for high-side load
- FET stuck low
- FET output open
- The user can configure the following combinations for Manual Diagnostics in CONFIG6
  - Internal pull up resistor (R<sub>OLP PU</sub>) on OUTx with PUx bit
  - Internal pull down resistor (R<sub>OLP PD</sub>) on OUTxwith PDx bit
  - Comparator reference level with CMP REF SEL

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated

- Comparator input selection (OUTx)
- Internal Hi-Z resistor enable/disable for each output with RHIZx\_DIS
- The user is expected to toggle through all the combinations and record the comparator output after its output is settled.
- Based on the input combinations and comparator output, the user can determine if there is a fault on the output or the FET.




Figure 7-7. Manual Off-State (Passive) Diagnostics

The Manual Off-state diagnostics OLP combinations and truth table for a no fault scenario vs. fault scenario for a low-side load is shown in .

Note

Pullup (PUx) and Pulldown (PDx) should not be enabled at the same time.

Table 7-19. Manual Off-State Diagnostics Table for a Low-Side Load

		OLP_CMP Output						
M_OLP_EN	OLP_CMP_SEL	S_DRVOFFx RHIZx_DIS		OUTx PU/PD	CMP_REF_SEL	Normal	Open	Short
1b	OUTx	1b 1b		PU1 = 1b (R <sub>OLP PU)</sub>	1b (V <sub>OLP_REFH)</sub>	L	н	н
				PD1 = 1b				
1b	OUTx	1b	1b	(R <sub>OLP_PD)</sub>	0b (V <sub>OLP_REFL</sub>	L	L	н

The Manual Off-state diagnostics OLP combinations and truth table for a no fault scenario vs. fault scenario for a high-side load is shown in .

		OLP_CMP Output						
M_OLP_EN	OLP_CMP_SEL S_DRVOFFx		RHIZx_DIS OUTx PU/PD C		CMP_REF_SEL	Normal	Open	Short
1b	OUTx	1b	1b	PU1 = 1b (R <sub>OLP_PU)</sub>	1b (V <sub>OLP_REFH)</sub>	н	н	L
1b	OUTx	1b	1b	PD1 = 1b (R <sub>OLP_PD)</sub>	0b (V <sub>OLP_REFL</sub>	н	L	L

The Manual Off-state diagnostics OLP combinations and truth table for a no fault scenario vs. fault scenario for an H-bridge load is shown in .

Table 7-21. Manual Off-State Diagnostics Table for an H-bridge Load (assumes other side of H-bridge is Hi-Z)

			OLP_CMP Output					
M_OLP_EN	OLP_CMP_SEL	S_DRVOFFx	RHIZx_DIS	OUTx PU/PD	CMP_REF_SEL	Normal	Short to VM	Short to GND
1b	OUTx	1b	1b	PU1 = 1b (R <sub>OLP_PU)</sub>	1b (V <sub>OLP_REFH)</sub>	н	н	L
1b	OUTx	1b	1b	PD1 = 1b (R <sub>OLP_PD)</sub>	0b (V <sub>OLP_REFL</sub>	L	н	L

### 7.3.4.7 VM Over Voltage Monitor - SPI Variant Only

- Device state: STANDBY, ACTIVE
- Mechanism & thresholds: If the supply voltage on the VM pin exceeds the threshold, set by  $V_{VMOV}$  for a time greater than t<sub>VMOV</sub>, then an VM over voltage fault is detected.
- Action:
  - nFAULT pin is asserted low
  - Output normal function maintained
  - IPROPI pin normal function maintained
- Reaction configurable between retry and latch setting

This monitoring is optional and can be disabled by making the OVSEL bit 1b.The V<sub>VMOV</sub> can be configured for lower thresholds based on VMOV SEL bits.

#### 7.3.4.8 VM Under Voltage Monitor

- Device state: STANDBY, ACTIVE
- Mechanism & thresholds: If the supply voltage on the VM pin drops below the threshold, set by  $V_{VMUV}$  for a time greater than t<sub>VMUV</sub>, then an VM under voltage fault is detected.
- Action:
  - nFAULT pin is asserted low
  - Both OUTx is Hi-Z
  - IPROPI pin is Hi-Z
- · HW variant: Reaction configurable between retry and latch as per DIAG setting
- SPI variant: Reaction configurable between retry and latch setting
- Note that retry time is only dependent on recovery of VM under voltage condition and is independent of t<sub>RETRY</sub> / t<sub>CLEAR</sub> times

### 7.3.4.9 Power On Reset (POR)

Device state: ALL

Product Folder Links: DRV8263-Q1

 Mechanism & thresholds: If VDD drops below V<sub>POR\_FALL</sub> for a time greater than t<sub>POR</sub>, then a power on reset will occur that will hard reset the device.

- Action:
  - nFAULT pin is de-asserted
  - Both OUTx is Hi-Z
  - IPROPI pin is Hi-Z.
  - When VDD recovers above the V<sub>POR\_RISE</sub> level, the device will go through a wake-up initialization and nFAULT pin will be asserted low to notify the user on this reset (Refer Wake-up transients).
- Fault reaction: Always retry, retry time depends on the external supply condition to initiate a device wake-up
- · POR fault is cleared only if VM voltage is above the under voltage threshold level

## 7.3.4.10 Powered off Braking (POB)

When the motor is driven by external force, it acts as a generator and pumps back current to the supply voltage rail. This can potentially damage other circuits connected to the supply rail. The powered off braking (POB) feature is implemented to prevent the increase in the supply voltage. POB should only be used with H-bridge loads.

In low-power sleep mode or when the bridge is disabled (Hi-Z), if the supply voltage is more than  $V_{VMOV\_POB}$  and if the voltage of the output nodes rise above the supply voltage by more than  $V_{POB\_TH}$ , the device turns on the two low-side MOSFETs. This allows the device to actively brake a motor connected to the outputs by shorting the back emf across the motor terminals.

For the SPI variant -

- · Powered off braking (POB) is enabled by default.
- After power-up, the EN POB bit in CONFIG3 register can be made 0b to disable this feature.
- The EN\_POB logic state is latched, so that in sleep mode the device behaves as per the EN\_POB bit setting, even though the internal digital logic is reset.
  - The VDD supply must be present to latch the EN\_POB state.
  - If VDD is cycled, the EN\_POB state is reset, and POB is enabled again during the next power-up. If POB was disabled before VDD was cycled, user has to disable POB again after VDD goes above UVLO level.
  - VM cycling will not have any effect on the EN POB state.

For the HW variant in full-bridge mode, POB can be enabled or disabled by the DIAG pin setting.

In sleep mode, in case of a short circuit to power supply fault present on the power stage, a simple overcurrent detector circuit with analog RC deglitch filter is provided to disable the low-side MOSFET if a high current event is detected while braking. This is needed since the normal overcurrent protection circuits are disabled during the device low-power sleep mode. The overcurrent comparator and RC deglitch filter values are fixed and cannot be adjusted. If this limit is reached seven times, POB\_EN is automatically set low & the POB function is disabled. POB disable is latched until a full power cycle (VDD = 0V & VM = 0V) occurs.

#### 7.3.4.11 Event Priority

In the ACTIVE state, in a scenario where two or more events occur simultaneously, the device assigns control of the driver based on the following priority table.

Table 7-22. Event Priority Table

Event	Priority
User SLEEP command	1
User input: DRVOFF	2
Over temperature detection (TSD)	3
Over current detection (OCP) <sup>(1)</sup>	4
VM under voltage detection (VMUV)	5
User input: EN/IN1 and/or PH/IN2	6
Internal PWM control from ITRIP regulation	7

Copyright © 2025 Texas Instruments Incorporated

Submit Document Feedback



### Table 7-22. Event Priority Table (continued)

Event	Priority
VM over voltage detection (VMOV)	8
On-state fault detection (OLA - SPI variant only) <sup>(2)</sup>	9

- (1) If the device is waiting for an OCP event to be confirmed (waiting for t<sub>OCP</sub>) when any of events with lower priority than OCP occur, then the device can delay servicing the other events up to a maximum time of t<sub>OCP</sub> to enable detection of the OCP event.
- (2) Priority is "do not care" in this case as this fault event does not cause a change in OUTx

#### 7.3.5 Device Functional Modes

The device has three functional states:

- SLEEP
- STANDBY
- ACTIVE

These states are described in the following section.

#### 7.3.5.1 SLEEP State

This state occurs when nSLEEP pin is asserted low for a time >  $t_{SLEEP}$  or voltage on the VDD pin is <  $VDD_{POR\ FALL}$ .

This is the deep sleep low power (I<sub>SLEEP</sub>) state of the device where all functions except a wake-up command are not serviced. The drivers are in Hi-Z. The internal power supply rails (5 V and others) are powered off. nFAULT pin is de-asserted in this state. The device can enter this state from either the STANDBY or the ACTIVE state.

#### 7.3.5.2 STANDBY State

The device is in this state when nSLEEP pin is asserted high, the voltage on the VDD pin is > VDD<sub>POR\_RISE</sub> and DRVOFF = logic-high for all modes and additionally, in PWM mode when both IN1/EN & IN2/PH are logic-high with DRVOFF = logic-low. In this state, the device is powered up ( $I_{STANDBY}$ ), with the driver Hi-Z and nFAULT de-asserted. The device is ready to transition to ACTIVE state or SLEEP state when commanded so. Off-state diagnostics (OLP), if enabled, are done in this state.

### 7.3.5.3 Wake-up to STANDBY State

The device starts transition from SLEEP state to STANDBY state:

- If the nSLEEP pin goes high for a duration longer than t<sub>WAKE</sub>, or
- If VDD supply > VDD<sub>POR RISE</sub> such that internal POR is released to indicate a power-up.

The device goes through an initialization sequence to load the internal registers and wake-up all the blocks in the following sequence:

- At a certain time, t<sub>COM</sub> from wake-up, the device is capable of communication. This is indicated by asserting the nFAULT pin low.
- This is followed by the time t<sub>READY</sub>, when the device wake-up is complete.
- At this point, the HW variant device enters STANDBY mode for all DIAG options in PH/EN or PWM mode except RLVL5. For DIAG = RLVEL5, an nSLEEP wake-up pulse is required for entry into STANDBY mode. For independent mode behavior, refer to independent mode DIAG table. For SPI variant, once the device receives a CLR FAULT command through SPI as an acknowledgment of the wake-up from the controller, the device enters the STANDBY state. This is indicated by the de-assertion of the nFAULT pin. The driver is held in Hi-Z till this point.
- From here on, the device is ready to drive the bridge based on the truth tablesfor the specific mode configured.

Refer to the wake-up transients waveforms for the illustration.

Product Folder Links: DRV8263-Q1

#### 7.3.5.4 ACTIVE State

The device is fully functional in this state with the drivers controlled by other inputs as described in prior sections. All protection features are fully functional with fault signaling on nFAULT pin. SPI communication is available. The device can transition into this state only from the STANDBY state.

## 7.3.5.5 nSLEEP Reset Pulse (HW Variant, LATCHED setting Only)

This is a special communication signal from the controller to the device through the nSLEEP pin available only for the HW variant. This is used to -

 Clear a latched fault when the fault reaction is configured to the LATCHED setting, without forcing the device into SLEEP or affecting any of the other functions (Equivalent to the CLR\_FAULT command in the SPI variant)

This pulse on nSLEEP must be greater than the nSLEEP deglitch time of  $t_{RESET}$  time, but shorter than  $t_{SLEEP}$  time, as shown in case # 3, in Table 7-23 below.

	Iau	ie /-23. Holler Hilling	(ITW Variant Only)				
Case #	Window Start Time	Window End Time	Command Interpretation				
Case #	William Start Tille	Williaow Elia Tillie	Clear Fault	Sleep			
1	0	t <sub>RESET</sub> min	No	No			
2	t <sub>RESET</sub> min	t <sub>RESET</sub> max	Indeterminate	No			
3	t <sub>RESET</sub> max	t <sub>SLEEP</sub> min	Yes	No			
4	t <sub>SLEEP</sub> min	t <sub>SLEEP</sub> max	Yes	Indeterminate			
5	t <sub>SLEEP</sub> max	No limit	Yes	Yes			

Table 7-23. nSLEEP Timing (HW Variant Only)




Figure 7-8. nSLEEP Pulse Scenarios

### 7.3.6 Programming - SPI Variant Only

### 7.3.6.1 Serial Peripheral Interface (SPI)

The SPI variant has full-duplex, 4-wire synchronous communication that is used to set device configurations, operating parameters, and read out diagnostic information from the device. The SPI operates in peripheral mode

Copyright © 2025 Texas Instruments Incorporated

Submit Document Feedback



and connects to a controller. The serial data input (SDI) word consists of a 16-bit word, with an 8-bit command (A1), followed by 8-bit data (D1). The serial data output (SDO) word consists of the FAULT byte (S1), followed by a report byte (R1). The report byte is either the register data being accessed by read command or null for a write command. The data sequence between the MCU and the SPI peripheral driver is shown in Figure 7-9.




Figure 7-9. SPI Data - Standard "16-bit" Frame

A valid frame must meet the following conditions:

- SCLK pin is low when the nSCS pin transitions from high to low and from low to high.
- nSCS pin is pulled high between words.
- When nSCS pin is pulled high, any signals at the SCLK and SDI pins are ignored and the SDO pin is placed in the Hi-Z state.
- Data on SDO from the device is propagated on the rising edge of SCLK, while data on SDI is captured by the device on the subsequent falling edge of SCLK.
- The most significant bit (MSB) is shifted in and out first.
- A full 16 SCLK cycles must occur for a valid transaction for a standard frame, or alternately, for a daisy chain frame with "n" number of peripheral devices, 16 + (n x 16) SCLK cycles must occur for a valid transaction. Else, a frame error (ERR) is reported and the data is ignored if valid frame is a WRITE operation.

### 7.3.6.2 Standard Frame

The SDI input data word is 2 bytes long and consists of the following format:

- Command byte (first byte)
  - MSB bit indicates frame type (bit B15 = 0 for standard frame).
  - Next to MSB bit, W0, indicates read or write operation (bit B14, write = 0, read = 1)
  - Followed by 6 address bits, A[5:0] (bits B13 through B8)
- Data byte (second byte)
  - Second byte indicates data, D[7:0] (bits B7 through B0). For a read operation, these bits are typically set to null values, while for a write operation, these bits have the data value for the addressed register.

	Table 1-24. Obt - Standard Frame i Simiat															
	Command Byte							Data Byte								
Bit	B15	B14	B13	B12	B11	B10	В9	B8	В7	В6	B5	B4	В3	B2	B1	В0
Data	0	W0	A5	A4	А3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0

Table 7-24, SDI - Standard Frame Format

The SDO output data word is 2 bytes long and consists of the following format:

- Status byte (first byte)
  - 2 MSB bits are forced high (B15, B14 = 1)
  - Following 6 bits are from the FAULT register (B13:B8)
- Report byte (second byte)
  - The second byte (B7:B0) is either the data currently in the register being read for a read operation (W0 = 1), or, existing data in the register being written to for a write command (W0 = 0)

Product Folder Links: DRV8263-Q1


Copyright © 2025 Texas Instruments Incorporated

Table 7-25. SDO - Standard Frame Format

	Status Byte							Report Byte								
Bit	B15	B14	B13	B12	B11	B10	В9	B8	B7	В6	B5	B4	В3	B2	B1	B0
Data	1	1	FAULT	VMOV	VMUV	OCP	TSD	ERR	D7	D6	D5	D4	D3	D2	D1	D0

#### 7.3.6.3 SPI Interface for Multiple Peripherals

Multiple devices can be connected to the controller with and without the daisy chain. For connecting a 'n' number of devices to a controller without using a daisy chain, 'n' number of I/O resources from controller has to utilized for nSCS pins as shown in Figure 7-10. Whereas, if the daisy chain configuration is used, then a single nSCS line can be used for connecting multiple devices, as shown in Figure 7-11.






Figure 7-10. SPI Operation Without Daisy Chain

Figure 7-11. SPI Operation With Daisy Chain

### 7.3.6.3.1 Daisy Chain Frame for Multiple Peripherals

The device can be connected in a daisy chain configuration to save GPIO ports when multiple devices are communicating to the same MCU. Figure 7-12 shows the topology with waveforms, where, number of peripherals connected in a daisy chain "n" is set to 3. A maximum of up to 63 devices can be connected in this manner.






Figure 7-12. Daisy Chain SPI Operation

The SDI sent by the controller in this case is in the following format (see SDI1 in Figure 7-12):

- · 2 bytes of header (HDR1, HDR2)
- "n" bytes of command byte starting with furthest peripheral in the chain (for this example, this is A3, A2, A1)
- "n" bytes of data byte starting with furthest peripheral in the chain (for this example, this is D3, D2, D1)
- Total of 2 x "n" + 2 bytes

While the data is being transmitted through the chain, the controller receives the data in the following format (see SDO3 in Figure 7-12):

- 3 bytes of status byte starting with furthest peripheral in the chain (for this example, this is S3, S2, S1)
- 2 bytes of header that are transmitted before (HDR1, HDR2)
- 3 bytes of report byte starting with furthest peripheral in the chain (for this example, this is R3, R2, R1)

The Header bytes are special bytes asserted at the beginning of a daisy chain SPI communication. **Header** bytes must start with 1 and 0 for the two leading bits.

The first header byte (HDR1) contains information of the total number of peripheral devices in the daisy chain. N5 through N0 are 6 bits dedicated to show the number of device in the chain as shown in Figure 7-13. Up to

63 devices can be connected in series per daisy chain connection. Number of peripheral = 0 is not permitted and results in a ERR flag.

The second header byte (HDR2) contains a global CLR FAULT command that clears the fault registers of all the devices on the rising edge of the chip select (nSCS) signal. The 5 trailing bits of the HDR2 register are marked as SPARE (don't care bits). These can be used by the MCU to determine integrity of the daisy chain connection.




Figure 7-13. Header bytes

In addition, the device recognizes bytes that start with 1 and 1 for the two leading bits as a "pass" byte. These "pass" bytes are NOT processed by the device, but the "pass" bytes are simply transmitted out on SDO in the following byte.

When data passes through a device, the data determines the position of the data in the chain by counting the number of Status bytes the device receives following by the first Header byte. For example, in this 3 device configuration, device 2 in the chain receives one status byte before receiving the two header bytes.

From the one status byte the data knows that the position is second in the chain, and from HDR1 byte the data knows how many devices are connected in the chain. That way the header byte only loads the relevant address and data byte in the header bytes buffer and bypasses the other bits. This protocol allows for faster communication without adding latency to the system for up to 63 devices in the chain.

The command, data, status and report bytes remain the same as described in the standard frame format.

### 7.3.7 Register Map - SPI Variant Only

This section describes the user configurable registers in the device.

#### Note

While the device allows register writes at any time SPI communication is available, it is recommended to exercise caution while updating registers in the ACTIVE state while the load is being driven. This is especially important for settings such as S\_MODE and S\_DIAG which control the critical device configuration. In order to prevent accidental register writes, the device offers a locking mechanism through the REG\_LOCK bits in the COMMAND register to lock the contents of all configurable registers. Best practice would be to write all the configurable registers during initialization and then lock these settings. Run-time register writes for output control are handled by the SPI\_IN register, which offers its own separate locking mechanism through the SPI\_IN\_LOCK bits.

### 7.3.7.1 User Registers

The following table lists all the registers that can be accessed by the user. All register addresses NOT listed in this table should be considered as "reserved" locations and access is blocked to this space.

Copyright © 2025 Texas Instruments Incorporated

Submit Document Feedback

# Table 7-26. User Registers

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Type <sup>(1)</sup>
DEVICE_ID			DEV_I	D[5:0]			REV	R	
FAULT	ERR <sup>(2)</sup>	POR FAULT		VMOV	VMUV OCP		TSD	OLA (2)	R
STATUS1	OLA1	OLA2	ITRIP_CMP	ACTIVE	OCP_H1	OCP_L1	OCP_H2	OCP_L2	R
STATUS2	DRV_STAT	RSVD OTW		ACTIVE	ACTIVE RSVD			OLP_CMP	R
COMMAND	CLR_FLT	R	SVD	SPI_IN_I	LOCK[1:0]	RSVD	REG_	LOCK[1:0]	R/W
SPI_IN		RS	VD		S_DRVOFF	S_DRVOFF2	S_ENIN1	S_PHIN2	R/W
CONFIG1	EN_OLA	OTW_SEL	OVSEL	SSC_DIS	C_DIS OCP_RTRY TSD_F		OV_RTRY	OLA_RTRY	R/W
CONFIG2	EXTEND	S_DIAG[1:0]		ISEL[1:0]		S_ITRIP[2		)]	R/W
CONFIG3	TOFF	1:0] EN_POB		TBLK	SR	[1:0]	S_MC	ODE [1:0]	R/W
CONFIG4	OTW_REP	TOCP	OLA_FLTR	OCP_SEL[1:0]		DRV_SEL	ENIN1_SEL	PHIN2_SEL	R/W

# Table 7-27. Additional User Registers DRV8263A-Q1

CONFIG5	EXT_ISE	EL[1:0]	SR_MODE	OLP_CMI	P_SEL[1:0]	P_EN	EXT	_SR[1:0]	R/W
CONFIG6	PU1_EN	PD1_EN	RHIZ1_DIS	PU2_EN	PD2_EN	RHIZ2_DIS	M_OLP_EN	CMP_REF_SEL	R/W
CONFIG7			RS	VD		VMC	DV_SEL	R/W	

<sup>(1)</sup> R = Read Only, R/W = Read/Write

Product Folder Links: DRV8263-Q1

<sup>(2)</sup> OLA replaced by ERR in the first SDO byte response, common to all SPI frames. Refer SDO - Standard frame format.



# 7.3.7.1.1 DEVICE\_ID register (Address = 00h)

Return to the User Register table.

Device	DEVICE_ID value
DRV8263S-Q1	0 x 25

# 7.3.7.1.2 FAULT Register (Address = 01h) [reset = 40h]

Return to the User Register table.

Bit	Field	Туре	Reset	Description
7	ERR	R	0b	1b indicates that a SPI communication fault has occurred in the previous SPI frame.
6	POR	R	1b	1b indicates that a power-on-reset has been detected.
5	FAULT	R	0b	Logic OR of ERR, POR, VMUV, OCP & TSD
4	VMOV	R	0b	1b indicates that a VM over voltage has been detected.
3	VMUV	R	0b	1b indicates that a VM under voltage has been detected.
2	OCP	R	0b	1b indicates that an over current has been detected in either one or more power FETs. Refer OCP_SEL, TOCP to change thresholds & filter times. Refer OCP_RETRY to configure fault reaction.
1	TSD	R	0b	1b indicates that an over temperature has been detected. Refer TSD_RETRY to configure fault reaction.
0	OLA	R	0b	1b indicates that an open load condition has been detected in the ACTIVE state. Refer to EN_OLA to disable diagnostic, OLA_RETRY to configure fault reaction.

# 7.3.7.1.3 STATUS1 Register (Address = 02h) [reset = 00h]

Return to the User Register table.

Bit	Field	Туре	Reset	Description
7	OLA1	R	0b	1b indicates that an open load condition has been detected in the ACTIVE state on OUT1
6	OLA2	R	0b	1b indicates that an open load condition has been detected in the ACTIVE state on OUT2
5	ITRIP_CMP	R	0b	1b indicates that load current has reached the ITRIP regulation level.
4	ACTIVE	R	0b	1b indicates that the device is in the ACTIVE state
3	OCP_H1	R	0b	1b indicates that an over current has been detected on the high-side FET (short to GND) on OUT1
2	OCP_L1	R	0b	1b indicates that an over current has been detected on the low-side FET (short to VM) on OUT1
1	OCP_H2	R	0b	1b indicates that an over current has been detected on the high-side FET (short to GND) on OUT2
0	OCP_L2	R	0b	1b indicates that an over current has been detected on the low-side FET (short to VM) on OUT2

# 7.3.7.1.4 STATUS2 Register (Address = 03h) [reset = 0h]

Return to the User Register table.

Bit	Field	Туре	Reset	Description
7	DRV_STAT	R	-	This bit shows the status of the DRVOFF pin. 1b implies the pin status is high.

Copyright © 2025 Texas Instruments Incorporated



Bit	Field	Туре	Reset	Description
6	RSVD	R	0b	Reserved
5	OTW	R	0b	1b indicates that a over temperature warning event has been detected.
4	ACTIVE	R	0b	1b indicates that the device is in the ACTIVE state (Copy of bit4 in STATUS1)
3-1	RSVD	R	000b	Reserved
0	OLP_CMP	R	0b	This bit is the output of the off-state diagnostics (OLP) comparator.

# 7.3.7.1.5 COMMAND Register (Address = 08h) [reset = 09h]

Return to the User Register table.

Bit	Field	Туре	Reset	Description
7	CLR_FLT	R/W	0b	Clear Fault command - Write 1b to clear all faults reported in the fault registers and de-assert the nFAULT pin
6-5	RSVD	R	00b	Reserved
4-3	SPI_IN_LOCK	R/W	01b	<ul> <li>Write 10b to unlock the SPI_IN register</li> <li>Write 01b or 00b or 11b to lock the SPI_IN register</li> <li>SPI_IN register is locked by default.</li> </ul>
2	RSVD	R	0b	Reserved
1-0	REG_LOCK	R/W	01b	<ul> <li>Write 10b to lock the CONFIG registers</li> <li>Write 01b or 00b or 11b to unlock the CONFIG registers</li> <li>CONFIG registers are unlocked by default.</li> </ul>

# 7.3.7.1.6 SPI\_IN Register (Address = 09h) [reset = 0Ch]

Return to the User Register table.

Bit	Field	Туре	Reset	Description
7-4	RSVD	R	0000b	Reserved
3	S_DRVOFF	R/W	1b	Register bit equivalent of DRVOFF pin when SPI_IN is unlocked. Refer Register Pin control section. In Independent mode, this bit shuts off half-bridge 1.
2	S_DRVOFF2	R/W	1b	Register bit to shut off half-bridge 2 in Independent mode when SPI_IN is unlocked. Refer <b>Register Pin control</b> section
1	S_ENIN1	R/W	0b	Register bit equivalent of EN/IN1 pin when SPI_IN is unlocked. Refer Register Pin control section
0	S_PHIN2	R/W	0b	Register bit equivalent of PH/IN2 pin when SPI_IN is unlocked. Refer Register Pin control section

# 7.3.7.1.7 CONFIG1 Register (Address = 0Ah) [reset = 10h]

Return to the User Register table.

Bit	Field	Туре	Reset	Description
7	EN_OLA	R/W	0b	Write 1b to enable open load detection in the active state. In Independent mode, OLA is always disabled for low-side load. Refer DIAG section.

Product Folder Links: DRV8263-Q1

Bit	Field	Туре	Reset	Description
6	OTW_SEL	R/W	0b	Over Temperature Warning threshold  0b = 140 °C  1b = 120 °C
5	OVSEL	R/W	0b	0b: VMOV enabled 1b: VMOV disabled
4	SSC_DIS	R/W	1b	0b: Enables the spread spectrum clocking feature
3	OCP_RTRY	R/W	0b	Write 1b to configure fault reaction to retry setting on the detection of over current, else the fault reaction is latched
2	TSD_RTRY	R/W	0b	Write 1b to configure fault reaction to retry setting on the detection of over temperature, else the fault reaction is latched
1	OV_RTRY	R/W	0b	Write 1b to configure fault reaction to retry setting on the detection of VMOV, else the fault reaction is latched. This bit also controls the fault reaction for a VM under voltage detection.
0	OLA_RTRY	R/W	0b	Write 1b to configure fault reaction to retry setting on the detection of open load during active, else the fault reaction is latched.

# 7.3.7.1.8 CONFIG2 Register (Address = 0Bh) [reset = 18h]

Return to the User Register table.

Bit	Field	Туре	Reset	Description
7	EXTEND	R/W	0b	Write 1b to access additional Hi-Z (coast) states in the PWM mode - refer PWM EXTEND table
6-5	S_DIAG	R/W	00b	Load type indication - refer to DIAG table
4-3	ISEL	R/W	11b	Selects between proportional current output and Die temperature readout voltage.
2-0	S_ITRIP	R/W	000b	ITRIP level configuration - refer ITRIP table

# 7.3.7.1.9 CONFIG3 Register (Address = 0Ch) [reset = 40h]

Return to the User Register table.

Bit	Field	Туре	Reset	Description
				TOFF time used for ITRIP current regulation
				00b = 20 μsec
7-6	TOFF	R/W	01b	01b = 30 µsec
				10b = 40 µsec
				11b = 50 μsec
5	EN_POB	R/W	0b	Write 1b to enable powered off braking in sleep mode or when the bridge is disabled (Hi-Z). Else powered off braking is disabled.
				Blanking time configuration
4	TBLK	R/W	0b	0b = 2.4 μsec
				1b = 3.4 μsec



Bit	Field	Туре	Reset	Description
				Slew Rate configuration
				00b = 155 V/μs
3-2	SR	R/W	00b	01b = 83 V/μs
				10b = 39 V/μs
				11b = 16 V/μs
1-0	S_MODE	R/W	00b	Device mode configuration - refer MODE table

# 7.3.7.1.10 CONFIG4 Register (Address = 0Dh) [reset = 44h]

Return to the User Register table.

Bit	Field	Туре	Reset	Description				
7	OTW_REP	R/W	0b	0b = Over temperature warning is not reported on nFAULT 1b = Over temperature warning is reported on nFAULT				
6	TOCP	R/W	1b	Filter time for over current detection configuration  0b = 1 µsec  1b = 2 µsec				
5	OLA_FLTR	R/W	0b	Selects OLA filter count. 0b = 16 count, 1b = 1024 count.				
4-3	OCP_SEL	R/W	00b	Threshold for over current detection configuration				
2	DRV_SEL	R/W	1b	DRVOFF pin - register logic combination, when SPI_IN is unlocked 0b = OR 1b = AND				
1	ENIN1_SEL	R/W	0b	EN/IN1 pin - register logic combination, when SPI_IN is unlocked  0b = OR  1b = AND				
0	PHIN2_SEL	R/W	0b	PH/IN2 pin - register logic combination, when SPI_IN is unlocked  0b = OR  1b = AND				

# 7.3.7.1.11 CONFIG5 Register (Address = 0Eh) [reset = 00h]

DRV8263A-Q1 additional configuration options. Return to the User Register table.

Bit	Field	Туре	Reset	Description
				Extended ISEL options for H-bridge configurations to monitor current individual High-side of a Half-bridge output.
				00b = ISEL[1:0] settings apply
7-6	EXT_ISEL	R/W	00b	01b = IHS1 x AIPROPI
				10b = IHS2 x AIPROPI
				11b = Reserved

Product Folder Links: DRV8263-Q1

www.ti.com

Bit	Field	Туре	Reset	Description				
5	SR_MODE	R/W	Ob	Extended Slew Rate Mode Selection for High-side Low-side configuration.  0b = SR[1:0] and EXT_SR[1:0] slew rates apply to both High-side and Low-side FET  1b = EXT_SR[1:0] slew rates only apply to Low-side FET				
4-3	OLP_CMP_SEL	R/W	00b	Manual Off-sate diagnostics: output select, overrides pin controlled OLP selection and outputs result on OLP_CMP status bit.  00b = OUT1				
2	P_EN	R/W	0b	Parallel Mode Enable. OUT1 and OUT2 outputs are connected and input to device matches independent Half-bridge mode for synchronization.  0b = Disabled  1b = Enabled				
1-0	EXT_SR	R/W	00b	Extended Slew Rate configuration, overrides SR[1:0] slew rate options $00b = SR[1:0] \text{ settings applied}$ $01b = 270 \text{ V/µs}$ $10b = 330 \text{ V/µs}$ $11b = 400 \text{ V/µs}$				

# 7.3.7.1.12 CONFIG6 Register (Address = 10h) [reset = 00h]

DRV8263A-Q1 additional configuration options. Return to the User Register table.

Bit	Field	Туре	Reset	Description
7	PU1_EN	R/W	0b	Manual Off-sate diagnostics: High-side ROLP_PU enable, overrides pin controlled OLP based on OLP_CMP_SEL = 00b configuration.  Retains value until S_DRVOFFx for selected output is set to 0.  0b = Disable  1b = Enable
6	PD1_EN	R/W	0b	Manual Off-sate diagnostics: Low-side ROLP_PD enable, overrides pin controlled OLP based on OLP_CMP_SEL = 00b configuration.  Retains value until S_DRVOFFx for selected output is set to 0.  0b = Disable  1b = Enable
5	RHIZ1_DIS	R/W	Ob	Manual Off-sate diagnostics: RHIZ1 disable, overrides pin controlled OLP based on OLP_CMP_SEL = 00b configuration.  0b = Enable  1b = Disable



Bit	Field	Type	Reset	Description				
4	PU2_EN	R/W	Ob	Manual Off-sate diagnostics: High-side ROLP_PU enable, overrides pin controlled OLP based on OLP_CMP_SEL = 01b configuration. Retains value until S_DRVOFFx for selected output is set to 0.  0b = Disable  1b = Enable				
3	PD2_EN	R/W	00b	Manual Off-sate diagnostics: Low-side ROLP_PD enable, overrides pin controlled OLP based on OLP_CMP_SEL = 01b configuration. Retains value until S_DRVOFFx for selected output is set to 0.  0b = Disable  1b = Enable				
2	RHIZ2_DIS	R/W	Ob	Manual Off-sate diagnostics: RHIZ2 disable, overrides pin controlled OLP based on OLP_CMP_SEL = 01b configuration.  0b = Enable  1b = Disable				
1	M_OLP_EN	R/W	Ob	Manual Off-sate diagnostics enable: overrides pin controlled OLP selection and is enabled for selected output on OLP_CMP_SEL.  0b = Disable  1b = Enable				
0	CMP_REF_SEL	R/W	0b	Manual Off-sate diagnostics: comparator reference select, overrides pin controlled OLP_CMP_SEL selection and outputs result on OLP_CMP status bit.  0b = VOLP_REFL  1b = VOLP_REFH				

# 7.3.7.1.13 CONFIG7 Register (Address = 11h) [reset = 00h]

DRV8263A-Q1 additional configuration options. Return to the User Register table.

Bit	Field	Туре	Reset	Description
7-2	RSVD	R	000000b	Reserved
1-0	VMOV_SEL	R/W	00Ь	Manual Off-sate diagnostics: comparator reference select, overrides pin controlled OLP_CMP_SEL selection and outputs result on OLP_CMP status bit.  00b = V <sub>VMOV</sub> set to 60V for 48V applications  01b = V <sub>VMOV</sub> set to 22V for 12V applications  10b = V <sub>VMOV</sub> set to 28V for 12V applications  11b = Reserved

Product Folder Links: DRV8263-Q1

# 8 Application and Implementation

### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

# 8.1 Application Information

The DRV8263-Q1 can be used in a variety of applications that require either a half-bridge or H-bridge power stage configuration. Common application examples include brushed DC motors, solenoids, and actuators. The device can also be utilized to drive many common passive loads such as LEDs, resistive elements, relays, etc.

### 8.1.1 Load Summary

The following table summarizes the utility of the device features for different type of inductive loads.

Table 8-1.	Load	Summary	Table

LOAD TYPE	Configuration	Device Feature			
LOAD TIPE	Device	Recirculation Path	Current sense	ITRIP regulation	
Bi-directional motor or solenoid <sup>(1)</sup>	DRV8263 in PH/EN or PWM mode	High-side	Continuous	Useful	
2 Uni-directional motors or low-side solenoids (one side connected to GND)	DRV8263 in Independent mode (2)	Low-side	Discontinuous <sup>(3)</sup>	Individual load regulation not possible	
2 High-side solenoids (one side connected to VM)	DRV8263 in Independent mode (2)	High-side	Not available, need external solution		

- (1) Solenoid clamping or quick demagnetization possible, but clamping level is VM dependent
- (2) Independent Hi-Z only supported in the SPI variant
- (3) Not sensed during recirculation and during OUTx voltage slew times including t<sub>blank</sub>




Figure 8-1. Illustration Showing a Full-Bridge Topology With DRV8263-Q1 in PWM or PH/EN Mode






Figure 8-2. Illustration Showing Half-Bridge Topology to Drive Two Low-side Loads Independently With DRV8263-Q1 Device in INDEPENDENT Mode




Figure 8-3. Illustration Showing a Half-Bridge Topology to Drive Two High-side Loads Independently With DRV8263-Q1 Device in INDEPENDENT Mode

### 8.2 Typical Application

The figures below show the typical application schematic for driving a brushed DC motor or any inductive load in various modes. There are several optional connections shown in these schematics, which are listed as follows:

- nSLEEP pin
  - SPI variant This pin can be tied off high in the application if SLEEP function is not needed.
  - HW variant Pin control is mandatory even if SLEEP function is not needed. The controller needs to issue a reset pulse during wake-up to acknowledge wake-up or power-up.
- · DRVOFF pin
  - SPI variant This pin can be tied off low in the application if shutoff through **pin** function is not needed.
     The equivalent register bit can be used.
- EN/IN1 pin
  - SPI variant This pin can be tied off low or left floating if register only control is needed.

Submit Document Feedback

- PH/IN2 pin
  - SPI variant This pin can be tied off low or left floating if register only control is needed.
- OUT1 & OUT2 pins
  - Recommend to add PCB footprints for capacitors from OUTx to GND as well as between OUTx close to the load for EMC purposes.
- IPROPI pin
  - All variants Monitoring of this output is optional. Also IPROPI pin can be tied low if ITRIP feature & IPROPI function is not needed. Recommend to add a PCB footprint for a small capacitor (10nF to 100nF) if needed.
- nFAULT pin
  - SPI variant Monitoring of this output is optional. All diagnostic information can be read from the STATUS registers.
- · SPI input pins
  - SPI variant Inputs (SDI, nSCS, SCLK) are compatible with 3.3V / 5V levels.
- SPI SDO pin
  - SDO tracks the VDD pin voltage. To interface with a 3.3V level controller input, a level shifter or a current limiting series resistor is recommended.
- · CONFIG pins
  - HW variant Resistor is not needed for short to GND and Hi-Z level selections

#### 8.2.1 HW Variant




Figure 8-4. Typical Application Schematic - HW Variant



#### 8.2.2 SPI Variant




Figure 8-5. Typical Application Schematic - SPI Variant

## 8.3 Power Supply Recommendations

The device is design to operate with an input voltage supply (VM) range from 4.5 to 65V. A  $0.1\mu F$  ceramic capacitor rated for VM must be placed as close to the device as possible. Also, an appropriately size bulk capacitor must be placed on the VM pin.

### 8.3.1 Bulk Capacitance Sizing

Bulk capacitance sizing is an important factor in motor drive system design. It is beneficial to have more bulk capacitance, while the disadvantages are increased cost and physical size.

The amount of local capacitance needed depends on a variety of factors including:

- The highest current required by the motor system.
- The capacitance of the power supply and the ability of the power supply to source current.
- The amount of parasitic inductance between the power supply and motor system.
- · The acceptable voltage ripple.
- The type of motor used (brushed DC, brushless DC, and stepper).
- The motor braking method.

The inductance between the power supply and motor drive system limits the rate that current can change from the power supply. If the local bulk capacitance is too small, the system responds to excessive current demands or dumps from the motor with a change in voltage. When sufficient bulk capacitance is used, the motor voltage remains stable, and high current can be quickly supplied.

The data sheet provides a recommended value, but system-level testing is required to determine the appropriate sized bulk capacitor.

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated




Figure 8-6. Example Setup of Motor Drive System With External Power Supply

The voltage rating for bulk capacitors should be higher than the operating voltage to provide a margin for cases when the motor transfers energy to the supply.

# 8.4 Layout

# 8.4.1 Layout Guidelines

Each VM pin must be bypassed to ground using low-ESR ceramic bypass capacitors with recommended values of 0.1µF rated for VM. These capacitors should be placed as close to the VM pins as possible with a thick trace or ground plane connection to the device GND pin.

Additional bulk capacitance is required to bypass the high current path. This bulk capacitance should be placed such that it minimizes the length of any high current paths. The connecting metal traces should be as wide as possible, with numerous vias connecting PCB layers. These practices minimize inductance and allow the bulk capacitor to deliver high current.

VDD pin must be bypassed to ground using low-ESR ceramic 6.3V bypass capacitor with recommended values of 0.1µF.

### 8.4.2 Layout Example

For a layout example of DRV8x63-Q1, please see the EVMs for the following devices:

- DRV8163S-Q1
- DRV8163H-Q1
- DRV8263S-Q1
- DRV8263H-Q1

# 9 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop designs are listed below.

### 9.1 Device Support

## 9.2 Documentation Support

### 9.2.1 Related Documentation

## 9.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

## 9.4 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 9.5 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

# 9.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## 9.7 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

# 10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

### Changes from Revision \* (January 2025) to Revision A (August 2025)

Page

Updated device status to Production Data......

1

# 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated


# **VAK0015A**



# PACKAGE OUTLINE

# VQFN-HR - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



#### NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
   This drawing is subject to change without notice.




### **EXAMPLE BOARD LAYOUT**

# **VAK0015A**

# VQFN-HR - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

- 3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 4. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated




### **EXAMPLE STENCIL DESIGN**

# **VAK0015A**

# VQFN-HR - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

www.ti.com 3-Sep-2025

### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Op temp (°C) Peak reflow		Part marking (6)
						(4)	(5)		
DRV8263HQVAKRQ1	Active	Production	VQFN-HR (VAK)   15	3000   LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	8263H

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

- (3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.
- (4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.
- (5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.
- (6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 1-Sep-2025


# TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	Package Type	Package Drawing	l .	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DRV8263HQVAKRQ1	VQFN- HR	VAK	15	3000	330.0	12.4	3.8	6.3	1.15	8.0	12.0	Q1

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 1-Sep-2025




## \*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ı	DRV8263HQVAKRQ1	VQFN-HR	VAK	15	3000	367.0	367.0	35.0



PLASTIC QUAD FLATPACK - NO LEAD




### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 4. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated