







DLP7000UV DLPS061E - MAY 2015 - REVISED APRIL 2023

# DLP7000UV DLP® 0.7 UV XGA 2x LVDS Type A DMD

### 1 Features

- 0.7-inch diagonal micromirror array
  - 1024 × 768 array of aluminum, micrometersized mirrors
  - 13.68-µm micromirror pitch
  - ±12° micromirror tilt angle (Relative to Flat State)
  - Designed for corner illumination
- Designed for use with UV light (363 to 420 nm):
  - Window transmission 98% (single pass, through two window surfaces)
  - Micromirror reflectivity 88%
  - Array diffraction efficiency 85%
  - Array fill factor 92% (nominal)
- Two 16-bit, low-voltage Differential Signaling (LVDS) double data rate (DDR) input data buses
- Up to 400-MHz input data clock rate
- 40.64-mm by 31.75-mm by 6.0-mm package footprint
- · Hermetic package

### 2 Applications

- Industrial
  - Direct imaging lithography
  - Laser marking and repair Systems
  - Computer-to-plate printers
  - Rapid prototyping machines
  - 3D printers
- Medical
  - Ophthalmology
  - Photo therapy
  - Hyper-spectral imaging

### 3 Description

DLP7000UV is a digitally controlled MEMS (microelectromechanical system) spatial light modulator (SLM). When coupled to an appropriate optical system, the DLP7000UV can be used to modulate the amplitude, direction, and/or phase of incoming light.


The DLP7000UV digital micromirror device (DMD) is an addition to the DLP® Discovery™ 4100 platform, which enables very fast pattern rates combined with high performance spatial light modulation operating beyond the visible spectrum into the UVA spectrum (363 nm to 420 nm). The DLP7000UV DMD is designed with a special window that is optimized for UV transmission. The DLP Discovery 4100 platform also provides the highest level of individual micromirror control with the option for random row addressing. Combined with a hermetic package, the unique capability and value offered by DLP7000UV makes it well suited to support a wide variety of industrial, medical, and advanced display applications.

The DLP7000UV DMD with a hermetic package is sold with a dedicated DLPC410 controller for high speed pattern rates of >32000 Hz (1-bit binary) and >1900 Hz (8-bit gray), one DLPR410 (DLP Discovery 4100 Configuration PROM), and one DLPA200 (DMD micromirror driver).

#### Device Information (1)

PART NUMBER	PACKAGE	BODY SIZE (NOM)				
DLP7000UV	LCCC (203)	40.64 mm × 31.75 mm				

For all available packages, see the orderable addendum at the end of the data sheet.



Simplified Schematic



### **Table of Contents**

1 Features1	8.3 Feature Description	23
2 Applications1	8.4 Device Functional Modes	
3 Description1	8.5 Window Characteristics and Optics	33
4 Revision History2	8.6 Micromirror Array Temperature Calculation	34
5 Description (continued)4	8.7 Micromirror Landed-On/Landed-Off Duty Cycle	36
6 Pin Configuration and Functions4	9 Application and Implementation	38
7 Specifications 11	9.1 Application Information	38
7.1 Absolute Maximum Ratings11	9.2 Typical Application	
7.2 Storage Conditions11	10 Power Supply Recommendations	42
7.3 ESD Ratings11	10.1 Power-Up Sequence (Handled by the DLPC410)	42
7.4 Recommended Operating Conditions12	11 Layout	42
7.5 Thermal Information13	11.1 Layout Guidelines	
7.6 Electrical Characteristics14	11.2 Layout Example	44
7.7 LVDS Timing Requirements15	12 Device and Documentation Support	45
7.8 LVDS Waveform Requirements16	12.1 Device Support	45
7.9 Serial Control Bus Timing Requirements17	12.2 Documentation Support	45
7.10 Systems Mounting Interface Loads18	12.3 Related Links	46
7.11 Micromirror Array Physical Characteristics 19	12.4 Support Resources	46
7.12 Micromirror Array Optical Characteristics20	12.5 Trademarks	46
7.13 Window Characteristics21	12.6 Electrostatic Discharge Caution	46
7.14 Chipset Component Usage Specification21	12.7 Glossary	46
8 Detailed Description22	13 Mechanical, Packaging, and Orderable	
8.1 Overview22	Information	46
8.2 Functional Block Diagram23		
		_

### **4 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

# Changes from Revision D (May 2017) to Revision E (May 2017)

Page

Changed Micromirror switching time typical value from 13 μs to 12.5 μs and removed 22 μs Max value. ..... 20

# Changes from Revision C (September 2015) to Revision D (May 2017)

.... 2

**Page** 

	<u> </u>
•	Updated Pin Configuration and Functions diagram4
•	Changed T <sub>GRADIENT</sub> from 5 °C to 10 °C to accommodate increase in power density from 400 to 420 nm and
	added RH symbol for relative humidity in Section 7.111
•	Clarified T <sub>GRADIENT</sub> footnote in Section 7.1
•	Changed T <sub>stg</sub> to T <sub>DMD</sub> in Section 7.211
•	Changed 363 to 420 nm to 363 to 400 nm max for 2.5 W/cm <sup>2</sup> power density and 3.7 W max optical power in
	Section 7.4
•	Added 400 to 420 nm max power density of 11 W/cm <sup>2</sup> and max optical power of 16.2 W in Section 7.412
•	Added 363 to 420 nm total integrated max power density of 11 W/cm <sup>2</sup> and total integrated max optical power
	of 16.2 W in <i>Section 7.4</i>
•	Changed T <sub>GRADIENT</sub> from 5 °C to 10 °C to accommodate increase in power density from 400 to 420 nm
	Section 7.4
•	Changed Micromirror active border value from 10 to correct value of 6 in Section 7.11
•	Changed micromirror crossover to mean transition time and renamed previous crossover to micromirror
	switching time typical micromirror crossover time typo (16 µs to 13 µs) in Section 7.1220
•	Added typical micromirror switching time - 13 µs in Section 7.12
•	Changed "Micromirror switching time" to "Array switching time" for clarity in Section 7.1220
•	Added clarification to Micromirror switching time at 400 MHz with global reset in Section 7.12

Changed Figure 8-11 drawing to current thermal test point numbering convention.......34



Added Related Links table	46
Changes from Revision B (July 2015) to Revision C (September 2015)	Page
Changed device status from Product Preview to Production Data	
<ul> <li>Added 3.7-W maximum value to illumination power (from 363 nm to 420 nm) in Section 7.4</li> </ul>	
Updated Figure 9-1	
Changes from Revision A (June 2015) to Revision B ()	Page
Released full data sheet	1
Corrected minimum value of UVA spectrum from 365 nm to 363 nm in Section 3	1
Changes from Revision * (May 2015) to Revision A ()	Page
Corrected device part number	1



### **5 Description (continued)**

Reliable function and operation of the DLP7000UV requires that it be used in conjunction with the other components of the chipset. A dedicated chipset provides developers easier access to the DMD as well as high speed, independent micromirror control.

Electrically, the DLP7000UV consists of a two-dimensional array of 1-bit CMOS memory cells, organized in a grid of 1024 memory cell columns by 768 memory cell rows. The CMOS memory array is addressed on a row-by-row basis, over two 16-bit low voltage differential signaling (LVDS) double data rate (DDR) buses. Addressing is handled via a serial control bus. The specific CMOS memory access protocol is handled by the DLPC410 digital controller.

### **6 Pin Configuration and Functions**




Figure 6-1. FLP Package 203-Pin LCCC Bottom View

Table 6-1. Pin Functions

PIN	<b>J</b> (1)	TYPE	SIGNAL	DATA RATE	INTERNAL	СГОСК	DESCRIPTION	TRACE (MILS)	
NAME	NO.	(I/O/P)	SIGNAL	(2)	TERM (3)	CLOCK	DESCRIPTION	TRACE (WILS)	
DATA INPUT	•								
D_AN(0)	B10	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_A		368.72	
D_AN(1)	A13	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_A		424.61	
D_AN(2)	D16	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_A		433.87	

Submit Document Feedback



PII	N <sup>(1)</sup>	TYPE		DATA RATE	INTERNAL			
NAME	NO.	(I/O/P)	SIGNAL	(2)	TERM (3)	CLOCK	DESCRIPTION	TRACE (MILS)
D_AN(3)	C17	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_A		391.39
D_AN(4)	B18	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_A		438.57
D_AN(5)	A17	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_A		391.13
D_AN(6)	A25	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_A		563.26
D_AN(7)	D22	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_A		411.62
D_AN(8)	C29	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_A	Input data bus A	595.11
D_AN(9)	D28	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_A		543.07
D_AN(10)	E27	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_A		455.98
D_AN(11)	F26	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_A		359.5
D_AN(12)	G29	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_A		542.67
D_AN(13)	H28	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_A		551.51
D_AN(14)	J27	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_A		528.04
D_AN(15)	K26	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_A		484.38
D_AP(0)	B12	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_A		366.99
D_AP(1)	A11	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_A		417.47
D_AP(2)	D14	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_A		434.89
D_AP(3)	C15	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_A		394.67
D_AP(4)	B16	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_A		437.3



PII	N <sup>(1)</sup>	TYPE		DATA RATE	INTERNAL		DESCRIPTION	TDACE (MILC)
NAME	NO.	(I/O/P)	SIGNAL	(2)	TERM (3)	CLOCK	DESCRIPTION	TRACE (MILS)
D_AP(5)	A19	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_A		389.01
D_AP(6)	A23	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_A		562.92
D_AP(7)	D20	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_A		410.34
D_AP(8)	A29	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_A		594.61
D_AP(9)	B28	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_A		539.88
D_AP(10)	C27	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_A		456.78
D_AP(11)	D26	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_A		360.68
D_AP(12)	F30	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_A	Input data bus A (2x LVDS)	543.97
D_AP(13)	H30	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_A		570.85
D_AP(14)	J29	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_A		527.18
D_AP(15)	K28	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_A		481.02
D_BN(0)	AB10	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_B		368.72
D_BN(1)	AC13	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_B		424.61
D_BN(2)	Y16	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_B		433.87
D_BN(3)	AA17	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_B		391.39
D_BN(4)	AB18	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_B		438.57
D_BN(5)	AC17	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_B		391.13
D_BN(6)	AC25	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_B		563.26



PIN	<b>(</b> 1)	TYPE		DATA RATE	INTERNAL			
NAME	NO.	(I/O/P)	SIGNAL	(2)	TERM (3)	CLOCK	DESCRIPTION	TRACE (MILS)
D_BN(7)	Y22	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_B		411.62
D_BN(8)	AA29	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_B		595.11
D_BN(9)	Y28	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_B		543.07
D_BN(10)	W27	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_B		455.98
D_BN(11)	V26	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_B		360.94
D_BN(12)	Т30	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_B		575.85
D_BN(13)	R29	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_B		519.37
D_BN(14)	R27	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_B		532.59
D_BN(15)	N27	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_B		441.14
D_BP(0)	AB12	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_B		366.99
D_BP(1)	AC11	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_B		417.47
D_BP(2)	Y14	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_B		434.89
D_BP(3)	AA15	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_B		394.67
D_BP(4)	AB16	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_B		437.3
D_BP(5)	AC19	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_B		389.01
D_BP(6)	AC23	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_B	Input data bus B (2x LVDS) Input data bus B (2x LVDS)	562.92
D_BP(7)	Y20	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_B		410.34
D_BP(8)	AC29	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_B		594.61



PIN	ı (1)		Table		ctions (cont	inuea)		
NAME	NO.	TYPE (I/O/P)	SIGNAL	DATA RATE	INTERNAL TERM (3)	CLOCK	DESCRIPTION	TRACE (MILS)
D_BP(9)	AB28	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_B		539.88
D_BP(10)	AA27	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_B		456.78
D_BP(11)	Y26	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_B		360.68
D_BP(12)	U29	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_B		578.46
D_BP(13)	T28	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_B		509.74
D_BP(14)	P28	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_B	Input data bus B (2x LVDS)	534.59
D_BP(15)	P26	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_B		440
DATA CLOCK	<b>K</b>							
DCLK_AN	B22	Input	LVCMOS	_	Differential Terminated - 100 Ω	_		477.10
DCLK_AP	B24	Input	LVCMOS	_	Differential Terminated - 100 Ω	_		477.11
DCLK_BN	AB22	Input	LVCMOS	-	Differential Terminated - 100 Ω	-		477.10
DCLK_BP	AB24	Input	LVCMOS	_	Differential Terminated - 100 Ω	_		477.11
DATA CONTI	ROL INPUTS	1						
SCTRL_AN	C21	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_A	Serial control for data bus A (2x LVDS)	477.07
SCTRL_AP	C23	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_A		477.14
SCTRL_BN	AA21	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_B	Serial control for data bus B (2x LVDS)	477.07
SCTRL_BP	AA23	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_B		477.14
SERIAL COM	MUNICATIO	N AND CO	NFIGURATION	•	•			
SCPCLK	E3	Input	LVCMOS	_	Pull-down	_	Serial port clock	379.29
SCPDO	B2	Output	LVCMOS	-	_	SCPCLK	Serial port output	480.91
SCPDI	F4	Input	LVCMOS	-	Pull-down	SCPCLK	Serial port input	323.56
SCPENZ	D4	Input	LVCMOS	-	Pull-down	SCPCLK	Serial port enable	326.99
PWRDNZ	C3	Input	LVCMOS	_	Pull-down	_	Device Reset	406.28

DIA	<b>J</b> (1)		Table 6		(Cont	illueu)		
NAME	NO.	TYPE (I/O/P)	SIGNAL	DATA RATE	TERM (3)	СГОСК	DESCRIPTION	TRACE (MILS)
MODE_A	D8	Input	LVCMOS	_	Pull-down	_	Data bandwidth mode select	396.05
MODE_B	C11	Input	LVCMOS	_	Pull-down	_		208.86
MICROMIRR	OR BIAS CLO	CKING P	ULSE					
MBRST(0)	P2	Input	Analog	_	_	_		
MBRST(1)	AB4	Input	Analog	_	_	_		
MBRST(2)	AA7	Input	Analog	_	_	_	=	
MBRST(3)	N3	Input	Analog	_	_	_		
MBRST(4)	M4	Input	Analog	_	_	_		
MBRST(5)	AB6	Input	Analog	_	_	_		
MBRST(6)	AA5	Input	Analog	_	_	_		
MBRST(7)	L3	Input	Analog	-	-	-	Micromirror Bias Clocking Pulse MBRST signals clock micromirrors into state of LVCMOS memory cell associated with each mirror.	
MBRST(8)	Y6	Input	Analog	_	_	_		
MBRST(9)	K4	Input	Analog	_	_	_		
MBRST(10)	L5	Input	Analog	_	_	_		
MBRST(11)	AC5	Input	Analog	_	_	_		
MBRST(12)	Y8	Input	Analog	_	_	_		
MBRST(13)	J5	Input	Analog	_	_	_		
MBRST(14)	K6	Input	Analog	_	_	_		
MBRST(15)	AC7	Input	Analog	_	_	_		
POWER								
vcc	A7, A15, C1, E1, U1, W1, AB2,AC9, AC15	Power	Analog	-	_	-	Power for LVCMOS Logic	-
VCC1	A21, A27, D30, M30, Y30, AC21, AC27	Power	Analog	_	_	-	Power supply for LVDS Interface	-
VCC2	G1, J1, L1, N1, R1	Power	Analog	_	_	_	Power for High Voltage CMOS Logic	-



Table 6-1. Pin Functions (continued)									
	<b>(</b> 1)	TYPE	SIGNAL	DATA RATE	INTERNAL	CLOCK	DESCRIPTION	TRACE (MILS)	
NAME	NO.	(I/O/P)		(2)	TERM (3)			( -,	
VSS	A1, A3, A5, A9, B4, B8, B14, B20, B26, B30, C7, C13, C19, C25, D6, D12, D18, D24, E29, F2, F28, G3, G27, H2, H4, H26, J3, J25, K2, K30, L25, L27, L29, M2, M6, M26, M28, N5, N25, N29, P4, P30, R3, R5, R25, T2, T26, U27, V28, V30, W5, W29, Y4, Y12, Y18, Y24, AA3, AA9, AA13, AA19, AA25, AB8, AB14, AB20, AB26, AB30	Power	Analog	_		_	Common return for all power inputs		
RESERVED	SIGNALS (NC	T FOR U	SE IN SYSTEM)						
RESERVED _AA1	AA1	Input	LVCMOS	_	Pull-down	_	Pins should be connected to VSS	-	
RESERVED _B6	В6	Input	LVCMOS	_	Pull-down	_	-	-	
RESERVED _T4	T4	Input	LVCMOS	_	Pull-down	_	-	_	
RESERVED _U5	U5	Input	LVCMOS	_	Pull-down	_	-	_	
NO_CONNE	P6, T6, U3, V2, V4,	_	-	_	_	_	DO NOT CONNECT	_	
	W3, Y10, Y2								

<sup>(1)</sup> The following power supplies are required to operate the DMD: VCC, VCC1, VCC2. VSS must also be connected.

<sup>(2)</sup> (3) DDR = Double Data Rate. SDR = Single Data Rate. Refer to the *LVDS Timing Requirements* for specifications and relationships. Refer to *Electrical Characteristics* for differential termination specification.

## 7 Specifications

## 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

		,	MIN	MAX	UNIT		
ELECTRICAL							
V <sub>CC</sub>	Voltage applied to V <sub>CC</sub> <sup>(2) (3)</sup>	-0.5	4	V			
V <sub>CCI</sub>	Voltage applied to V <sub>CCI</sub> <sup>(2) (3)</sup>		-0.5	4	V		
V <sub>CC2</sub>	Voltage applied to V <sub>VCC2</sub> <sup>(2) (3) (4)</sup>		-0.5	8	V		
V <sub>MBRST</sub>	Micromirror clocking pulse waveform voltage Input Pins (supplied by DLPA200)	Micromirror clocking pulse waveform voltage applied to MBRST[15:0]					
V <sub>CC</sub> - V <sub>CCI</sub>	Supply voltage delta (absolute value) (4)	Supply voltage delta (absolute value) (4)					
	Voltage applied to all other input pins (2)	-0.5	V <sub>CC</sub> + 0.3	V			
V <sub>ID</sub>	Maximum differential voltage, damage can or resistor if exceeded, see LVDS Waveform Re			700	mV		
I <sub>OH</sub>	Current required from a high-level output	V <sub>OH</sub> = 2.4 V		-20	mA		
I <sub>OL</sub>	Current required from a low-level output	V <sub>OL</sub> = 0.4 V		15	mA		
ENVIRONMENT	AL						
<b>-</b>	Case temperature – operational <sup>(5)</sup>	20	30	°C			
T <sub>C</sub>	Case temperature – non-operational (5)	-40	80	°C			
T <sub>GRADIENT</sub>	Device temperature gradient – operational (6)			10	°C		
RH	Relative humidity (non-condensing)			95	%RH		

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltages referenced to V<sub>SS</sub> (ground).
- (3) Voltages  $V_{CC}$ ,  $V_{CCI}$ , and  $V_{CC2}$  are required for proper DMD operation.
- (4) Exceeding the recommended allowable absolute voltage difference between V<sub>CC</sub> and V<sub>CCI</sub> may result in excess current draw. The difference between V<sub>CC</sub> and V<sub>CCI</sub>, |V<sub>CC</sub> V<sub>CCI</sub>|, should be less than the specified limit.
- (5) DMD Temperature is the worst-case of any test point shown in *Case Temperature*, or the active array as calculated by the *Micromirror Array Temperature Calculation*.
- (6) As either measured, predicted, or both between any two points -- measured on the exterior of the package, or as predicted at any point inside the micromirror array cavity. Refer to Case Temperature and Micromirror Array Temperature Calculation.

### 7.2 Storage Conditions

are applicable before the DMD is installed in the final product.

	· ·	MIN	MAX	UNIT
T <sub>DMD</sub>	Storage temperature	-40	80	°C
RH	Relative humidity (non-condensing)		95	%RH

### 7.3 ESD Ratings

				VALUE	UNIT
V	Electrostatic	Human-body model (HBM), per ANSI/ESDA/	All pins except MBRST[0:15]	±2000	V
V <sub>(ESD)</sub>	discharge	15550 10 004 (1)	MBRST[0:15] pins	<250	v

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible if necessary precautions are taken.



### 7.4 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted) (1)

			MIN	NOM	MAX	UNIT
ELECTRICAL						
V <sub>CC</sub>	Supply voltage for LVCMOS core logic (2) (3)		3.0	3.3	3.6	V
V <sub>CCI</sub>	Supply voltage for LVDS receivers (2) (3)		3.0	3.3	3.6	V
V <sub>CC2</sub>	Mirror electrode and HVCMOS supply voltage (2) (3)	Mirror electrode and HVCMOS supply voltage (2) (3)		7.5	7.75	V
V <sub>MBRST</sub>	Clocking pulse waveform voltage applied to MBRST[15:0	0] input pins (supplied by DLPA200)	-27		26.5	V
V <sub>CC</sub> - V <sub>CCI</sub>	Supply voltage delta (absolute value) (3)				0.3	V
ENVIRONMENTAL						
		< 363 nm <sup>(12)</sup>	2.5 V 3.7		mW/cm <sup>2</sup>	
		363 to 400 nm <sup>(11)</sup>				W/cm <sup>2</sup>
		363 to 400 Hill (***)			3.7	W
	Illumination power density (4) (13)	400 to 420 nm (11)			11	W/cm <sup>2</sup>
	illumination power density (17,169)	400 to 420 Hill (***)			16.2	W
		363 to 420 nm total (10) (11)			11	W/cm <sup>2</sup>
		303 to 420 Hill total (1971)			16.2	W
		> 420 nm	Th	ermally I	limited (11)	W/cm <sup>2</sup>
T <sub>C</sub>	Case/array temperature (8) (9)	·	20		30 (7)	°C
T <sub>GRADIENT</sub>	Device temperature gradient – operational <sup>(6)</sup>	ure gradient – operational <sup>(6)</sup>			10	°C
RH	Relative humidity (non-condensing)				95	%RH
	Operating landed duty cycle <sup>(5)</sup>			25%		

- (1) The functional performance of the device specified in this datasheet is achieved when operating the device within the limits defined by the Recommended Operating Conditions. No level of performance is implied when operating the device above or below the Recommended Operating Conditions limits.
- (2) All voltages referenced to VSS (ground).
- (3) Voltages  $V_{CC}$ ,  $V_{CCI}$ , and  $V_{CC2}$ , are required for proper DMD operation.
- (4) Various application parameters can affect optimal, long-term performance of the DMD, including illumination spectrum, illumination power density, micromirror landed duty cycle, ambient temperature (both storage and operating), case temperature, and power-on or power-off duty cycle. TI recommends that application-specific effects be considered as early as possible in the design cycle.
- (5) Landed duty cycle refers to the percentage of time an individual micromirror spends landed in one state (12° or –12°) versus the other state (–12° or 12°).
- (6) As either measured, predicted, or both between any two points -- measured on the exterior of the package, or as predicted at any point inside the micromirror array cavity. Refer to Case Temperature and Section 8.6.
- (7) Refer to Section 8.6 for thermal test point locations, package thermal resistance, and device temperature calculation.
- (8) Temperature is the highest measured value of any test point shown in Figure 17 or the active array as calculated by the Section 8.6.
- (9) In some applications, the total DMD heat load can be dominated by the amount of incident light energy absorbed. Refer to Section 8.6 for further details.
- (10) The total integrated illumination power density from 363 to 420 nm shall not exceed 11 W/cm² (or 16.2 W evenly distributed on the active array area). Therefore if 2.5 W/cm² of illumination is used in the 363 to 400 nm range, then illumination in the 400 to 420 nm range must be limited to 8.5 W/cm².
- (11) Also limited by the resulting micromirror array temperature. Refer to Section 8.6.2 and Section 8.6 for information related to calculating the micromirror array temperature.
- (12) The maximum operating conditions for operating temperature and illumination power density for wavelengths < 363 nm should not be implemented simultaneously.
- (13) Total integrated illumination power density, above or below the indicated wavelength threshold or in the indicated wavelength range.



### 7.5 Thermal Information

	DLP7000UV	
THERMAL METRIC (1) (2)	FLP (LCCC)	UNIT
	203 PINS	
Active micromirror array resistance to TP1	0.9	°C/W

- (1) The DMD is designed to conduct absorbed and dissipated heat to the back of the package where it can be removed by an appropriate heat sink. The heat sink and cooling system must be capable of maintaining the package within the temperature range specified in the Section 7.4. The total heat load on the DMD is largely driven by the incident light absorbed by the active area; although other contributions include light energy absorbed by the window aperture and electrical power dissipation of the array. Optical systems should be designed to minimize the light energy falling outside the window clear aperture since any additional thermal load in this area can significantly degrade the reliability of the device.
- (2) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.



### 7.6 Electrical Characteristics

over the range of recommended supply voltage and recommended case operating temperature (unless otherwise noted)

	PARAMETERS	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>OH</sub>	High-level output voltage <sup>(1)</sup> , See Figure 8-4	$V_{CC} = 3.0 \text{ V}, I_{OH} = -20 \text{ mA}$	2.4			V
V <sub>OL</sub>	Low-level output voltage <sup>(1)</sup> , See Figure 8-4	V <sub>CC</sub> = 3.6 V, I <sub>OH</sub> = 15 mA			0.4	V
V <sub>MBRST</sub>	Clocking Pulse Waveform applied to MBRST[29:0] Input Pins (supplied by DLPA200)		-27		26.5	V
I <sub>OZ</sub>	High impedance output current <sup>(1)</sup>	V <sub>CC</sub> = 3.6 V			10	μΑ
	High-level output current <sup>(1)</sup>	V <sub>OH</sub> = 2.4 V, V <sub>CC</sub> ≥ 3 V			-20	mA
I <sub>OH</sub>	High-level output current	V <sub>OH</sub> = 1.7 V, V <sub>CC</sub> ≥ 2.25 V			-15	mA
I <sub>OL</sub>		V <sub>OL</sub> = 0.4 V, V <sub>CC</sub> ≥ 3 V			15	Λ
	Low-level output current <sup>(1)</sup>	V <sub>OL</sub> = 0.4 V, V <sub>CC</sub> ≥ 2.25 V			14	mA
V <sub>IH</sub>	High-level input voltage (1)		1.7	,	VCC + .3	V
V <sub>IL</sub>	Low-level input voltage (1)		-0.3		0.7	V
I <sub>IL</sub>	Low-level input current (1)	V <sub>CC</sub> = 3.6 V, V <sub>I</sub> = 0 V			-60	μΑ
I <sub>IH</sub>	High-level input current (1)	V <sub>CC</sub> = 3.6 V, V <sub>I</sub> = V <sub>CC</sub>			200	μA
I <sub>CC</sub>	Current into V <sub>CC</sub> pin	V <sub>CC</sub> = 3.6 V			1475	mA
I <sub>CCI</sub>	Current into V <sub>CCI</sub> pin <sup>(2)</sup>	V <sub>CCI</sub> = 3.6 V			450	mA
I <sub>CC2</sub>	Current into V <sub>CC2</sub> pin	V <sub>CC2</sub> = 8.75 V			25	mA
P <sub>D</sub>	Power dissipation			2.0		W
Z <sub>IN</sub>	Internal differential impedance		95		105	Ω
Z <sub>LINE</sub>	Line differential impedance (PWB, Trace)		90	100	110	Ω
Cı	Input capacitance (1)	f = 1 MHz			10	pF
Co	Output capacitance <sup>(1)</sup>	f = 1 MHz	,		10	pF
C <sub>IM</sub>	Input capacitance for MBRST[0:15] pins	f = 1 MHz	220		270	pF

<sup>(1)</sup> Applies to LVCMOS pins only.

Submit Document Feedback

<sup>(2)</sup> Exceeding the maximum allowable absolute voltage difference between V<sub>CC</sub> and V<sub>CCI</sub> may result in excess current draw. See Section 7.1 for details.



## 7.7 LVDS Timing Requirements

over operating free-air temperature range (unless otherwise noted); see Figure 7-1

		MIN	NOM	MAX	UNIT
f <sub>DCLK_*</sub>	DCLK_* clock frequency {where * = [A, or B]}	200		400	MHz
t <sub>c</sub>	Clock cycle - DLCK_*	2.5			ns
t <sub>w</sub>	Pulse width - DLCK_*		1.25		ns
t <sub>s</sub>	Setup time - D_*[15:0] and SCTRL_* before DCLK_*	0.35			ns
t <sub>h</sub>	Hold time, D_*[15:0] and SCTRL_* after DCLK_*	0.35			ns
t <sub>skew</sub>	Skew between bus A and B	-1.25		1.25	ns




Figure 7-1. LVDS Timing Waveforms



## 7.8 LVDS Waveform Requirements

over operating free-air temperature range (unless otherwise noted); see Figure 7-2

		MIN	NOM	MAX	UNIT
V <sub>ID</sub>	Input differential voltage (absolute difference)	100	400	600	mV
V <sub>CM</sub>	Common mode voltage		1200		mV
V <sub>LVDS</sub>	LVDS voltage	0		2000	mV
t <sub>r</sub>	Rise time (20% to 80%)	100		400	ps
t <sub>r</sub>	Fall time (80% to 20%)	100		400	ps




Figure 7-2. LVDS Waveform Requirements



## 7.9 Serial Control Bus Timing Requirements

over operating free-air temperature range (unless otherwise noted); see Figure 7-3 and Figure 7-4

		MIN	NOM	MAX	UNIT
f <sub>SCP_CLK</sub>	SCP clock frequency	50		500	kHz
t <sub>SCP_SKEW</sub>	Time between valid SCP_DI and rising edge of SCP_CLK	-300		300	ns
t <sub>SCP_DELAY</sub>	Time between valid SCP_DO and rising edge of SCP_CLK			960	ns
t <sub>SCP_EN</sub>	Time between falling edge of SCP_EN and the first rising edge of SCP_CLK	30			ns
t_SCP	Rise time for SCP signals			200	ns
t <sub>f_SCP</sub>	Fall time for SCP signals			200	ns




Figure 7-3. Serial Communications Bus Timing Parameters




Figure 7-4. Serial Communications Bus Waveform Requirements



## 7.10 Systems Mounting Interface Loads

	PARAMETER	MIN	NOM	MAX	UNIT
	Thermal interface area (see Figure 7-5)			111	N
Maximum system mounting interface load to be applied to the:	Electrical interface area			423	N
load to be applied to the.	Datum A Interface area (see Figure 7-5) (1)			400	N

(1) Combined loads of the thermal and electrical interface areas in excess of Datum A load shall be evenly distributed outside the Datum A area (423 + 111 – Datum A).





Figure 7-5. System Interface Loads

Submit Document Feedback

## 7.11 Micromirror Array Physical Characteristics

				VALUE	UNIT
М	Number of active columns		See Figure 7-6	1024	micromirrors
N	Number of active rows			768	micromirrors
Р	Micromirror (pixel) pitch			13.68	μm
	Micromirror active array width	M×P		14.008	mm
	Micromirror active array height	N×P		10.506	mm
	Micromirror active border	Pond of micromirror (POM) (1)		6	micromirrors/side

(1) The structure and qualities of the border around the active array includes a band of partially functional micromirrors called the POM. These micromirrors are structurally and/or electrically prevented from tilting toward the bright or ON state, but still require an electrical bias to tilt toward OFF.



Refer to Section 7.11 for M, N, and P specifications.

Figure 7-6. Micromirror Array Physical Characteristics



### 7.12 Micromirror Array Optical Characteristics

TI assumes no responsibility for end-equipment optical performance. Achieving the desired end-equipment optical performance involves making trade-offs between numerous component and system design parameters.

	PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
	Micromirror tilt angle	DMD <i>parked</i> state <sup>(1)</sup> <sup>(2)</sup> <sup>(3)</sup> , See Figure 8-6		0		dograda
а		DMD <i>landed</i> state <sup>(1) (4) (5)</sup> See Figure 8-6		12		degrees
β	Micromirror tilt angle tolerance (1) (4) (6) (7) (8)	See Figure 8-6	-1		1	degrees
	Micromirror crossover time (9)			4	22	μs
	Micromirror switching time (10)			12.5		μs
	Array switching time at 400 MHz with global reset (11)		43			μs
	Non-organization maintain (12)	Non-adjacent micromirrors			10	
	Non operating micromirrors (12)	Adjacent micromirrors			0	micromirrors
	Orientation of the micromirror axis-of-rotation (13)	See Figure 8-5	44	45	46	degrees
	Micromirror array optical efficiency (14) (15)	363 to 420 nm, with all micromirrors in the ON state		66%		

- Measured relative to the plane formed by the overall micromirror array.
- (2) Parking the micromirror array returns all of the micromirrors to an essentially flat (0°) state (as measured relative to the plane formed by the overall micromirror array).
- (3) When the micromirror array is parked, the tilt angle of each individual micromirror is uncontrolled.
- (4) Additional variation exists between the micromirror array and the package datums, as shown in the *Mechanical, Packaging, and Orderable Information*.
- (5) When the micromirror array is landed, the tilt angle of each individual micromirror is dictated by the binary contents of the CMOS memory cell associated with each individual micromirror. A binary value of 1 will result in a micromirror landing in an nominal angular position of +12°. A binary value of 0 results in a micromirror landing in an nominal angular position of -12°.
- (6) Represents the landed tilt angle variation relative to the Nominal landed tilt angle.
- (7) Represents the variation that can occur between any two individual micromirrors, located on the same device or located on different devices.
- (8) For some applications, it is critical to account for the micromirror tilt angle variation in the overall System Optical Design. With some System Optical Designs, the micromirror tilt angle variation within a device may result in perceivable non-uniformities in the light field reflected from the micromirror array. With some System Optical Designs, the micromirror tilt angle variation between devices may result in colorimetry variations and/or system contrast variations.
- (9) Micromirror crossover time is primarily a function of the natural response time of the micromirrors and is the time it takes for the micromirror to crossover to the other state, but does not include mechanical settling time.
- (10) Micromirror switching time is the time before a micromirror may be addressed again. Crossover time plus mechanical settling time.
- (11) Array switching is controlled and coordinated by the DLPC410 (DLPS024) and DLPA200 (DLPS015). Nominal Switching time depends on the system implementation and represents the time for the entire micromirror array to be refreshed (array loaded plus reset and mirror settling time).
- (12) Non-operating micromirror is defined as a micromirror that is unable to transition nominally from the -12° position to +12° or vice versa.
- (13) Measured relative to the package datums B and C, shown in the Mechanical, Packaging, and Orderable Information.
- (14) The minimum or maximum DMD optical efficiency observed depends on numerous application-specific design variables, such as:
  - Illumination wavelength, bandwidth/line-width, degree of coherence
  - · Illumination angle, plus angle tolerance
  - · Illumination and projection aperture size, and location in the system optical path
  - · Illumination overfill of the DMD micromirror array
  - Aberrations present in the illumination source and/or path
  - · Aberrations present in the projection path

The specified nominal DMD optical efficiency is based on the following use conditions:

- Visible illumination (363 to 420 nm)
- Input illumination optical axis oriented at 24° relative to the window normal
- Projection optical axis oriented at 0° relative to the window normal
- f / 3.0 illumination aperture
- f / 2.4 projection aperture

Submit Document Feedback

Based on these use conditions, the nominal DMD optical efficiency results from the following four components:

- · Micromirror array fill factor: nominally 92%
- Micromirror array diffraction efficiency: nominally 85%
- Micromirror surface reflectivity: nominally 88%
- Window transmission: nominally 98% for wavelengths 363 nm to 420 nm, applies to all angles 0° to 30° AOI (Angle of Incidence) (single pass, through two surface transitions)
- (15) Does not account for the effect of micromirror switching duty cycle, which is application dependent. Micromirror switching duty cycle represents the percentage of time that the micromirror is actually reflecting light from the optical illumination path to the optical projection path. This duty cycle depends on the illumination aperture size, the projection aperture size, and the micromirror array update rate.

#### 7.13 Window Characteristics

PARAMETER (1)	CONDITIONS	MIN .	TYP	MAX	UNIT
Window material designation	Corning 7056				
Window refractive index	At wavelength 589 nm	1.	.487		
Window flatness <sup>(2)</sup>	Per 25 mm			4	fringes
Window artifact size	Within the Window Aperture (3)			400	μm
Window aperture	See <sup>(4)</sup>				
Illumination overfill	Refer to Illumination Overfill				
Window transmittance, single–pass through both surfaces and glass <sup>(5)</sup>	Within the wavelength range 363 nm to 420 nm. Applies to all angles 0 to 30 AOI	(	98%		

- (1) See Window Characteristics and Optics for more information.
- (2) At a wavelength of 632.8 nm.
- (3) See the Mechanical, Packaging, and Orderable Information section at the end of this document for details regarding the size and location of the window aperture.
- (4) For details regarding the size and location of the window aperture, see the package mechanical characteristics listed in the *Mechanical, Packaging, and Orderable Information* section.
- (5) See the TI application report Wavelength Transmittance Considerations for DMD Window, DLPA031.

### 7.14 Chipset Component Usage Specification

The DLP7000UV is a component of one or more DLP chipsets. Reliable function and operation of the DLP7000UV requires that it be used in conjunction with the other components of the applicable DLP chipset, including those components that contain or implement TI DMD control technology. TI DMD control technology consists of the TI technology and devices for operating or controlling a DLP DMD.



## 8 Detailed Description

### 8.1 Overview

Optically, the DLP7000UV consists of 786432 highly reflective, digitally switchable, micrometer-sized mirrors (*micromirrors*), organized in a two-dimensional array of 1024 micromirror columns by 768 micromirror rows (Figure 8-5). Each aluminum micromirror is approximately 13.68 microns in size (see the *Micromirror Pitch* in Figure 8-5), and is switchable between two discrete angular positions: –12° and +12°. The angular positions are measured relative to a 0° *flat state*, which is parallel to the array plane (see Figure 8-6). The tilt direction is perpendicular to the hinge-axis which is positioned diagonally relative to the overall array. The *On State* landed position is directed towards *Row 0, Column 0* (upper left) corner of the device package (see the *Micromirror Hinge-Axis Orientation* in Figure 8-5). In the field of visual displays, the 1024 by 768 *pixel* resolution is referred to as *XGA*.

Each individual micromirror is positioned over a corresponding CMOS memory cell. The angular position of a specific micromirror is determined by the binary state (logic 0 or 1) of the corresponding CMOS memory cell contents, after the micromirror *clocking pulse* is applied. The angular position (–12° or +12°) of the individual micromirrors changes synchronously with a micromirror *clocking pulse*, rather than being synchronous with the CMOS memory cell data update. Therefore, writing a logic 1 into a memory cell followed by a micromirror *clocking pulse* will result in the corresponding micromirror switching to a +12° position. Writing a logic 0 into a memory cell followed by a micromirror *clocking pulse* will result in the corresponding micromirror switching to a –12° position.

Updating the angular position of the micromirror array consists of two steps. First, updating the contents of the CMOS memory. Second, application of a Micromirror Clocking Pulse to all or a portion of the micromirror array (depending upon the configuration of the system). Micromirror Clocking Pulses are generated externally by a DLPA200, with application of the pulses being coordinated by the DLPC410 controller.

Around the perimeter of the 1024 by 768 array of micromirrors is a uniform band of *active border* micromirrors. The pond of micromirror (POM) is not user-addressable. The border micromirrors land in the –12° position once power has been applied to the device. There are 10 border micromirrors on each side of the 1024 by 768 active array.

Figure 8-1 shows a DLPC410 and DLP7000UV Chipset Block Diagram. The DLPC410 and DLPA200 control and coordinate the data loading and micromirror switching for reliable DLP7000UV operation. The DLPR410 is the programmed PROM required to properly configure the DLPC410 controller. For more information on the chipset components, see *Application and Implementation*. For a typical system application using the DLP Discovery 4100 chipset including the DLP7000UV, see Figure 9-2.

Submit Document Feedback

## 8.2 Functional Block Diagram




Figure 8-1. DLPC410 and DLP7000UV Chipset Block Diagram

# 8.3 Feature Description

Table 8-1. DLPC410 DMD Types Overview

DMD	ARR	AY PATTE	RNS/s DATA RATE	(Gbs) MIRROR PITCH
DLP7000UV - 0.7	" XGA 1024 ×	768 3255	25.6	13.6 µm

(1) This is for single block mode resets.

Figure 8-1 is a simplified system block diagram showing the use of the following components:

•	DLPC410	<ul> <li>XIIIIX [XC5VLX30] FPGA configured to provide high-speed DMD data and control, and DLPA200 timing and control</li> </ul>
•	DLPR410	<ul> <li>[XCF16PFSG48C] serial flash PROM contains startup configuration information (EEPROM)</li> </ul>
•	DLPA200	<ul> <li>DMD micromirror driver for the DLP7000UV DMD</li> </ul>
•	DLP7000UV	<ul> <li>Spatial Light Modulator (DMD)</li> </ul>



### 8.3.1 DLPC410 - Digital Controller for DLP Discovery 4100 Chipset

The DLP7000UV chipset includes the DLPC410 controller which provides a high-speed LVDS data and control interface for DMD control. This interface is also connected to a second FPGA used to drive applications (not included in the chipset). The DLPC410 generates DMD and DLPA200 initialization and control signals in response to the inputs on the control interface.

For more information, see the DLPC410 data sheet (DLPS024).

#### 8.3.2 DLPA200 DMD Micromirror Driver

DLPA200 micromirror driver provides the micromirror clocking pulse driver functions for the DMD. One DLPA200 is required for DLP7000UV.

For more information on the DLPA200, see the DLPA200 data sheet (DLPS015).

### 8.3.3 DLPR410 - PROM for DLP Discovery 4100 Chipset

The DLPC410 is configured at startup from the serial flash PROM. The contents of this PROM can not be altered. For more information, see the DLPR410 data sheet (DLPS027) and the DLPC410 data sheet (DLPS024).

### 8.3.4 DLP7000 - DLP 0.7 XGA 2xLVDS UV Type-A DMD

### 8.3.4.1 DLP7000UV Chipset Interfaces

This section will describe the interface between the different components included in the chipset. For more information on component interfacing, see *Application and Implementation*.

#### 8.3.4.1.1 DLPC410 Interface Description

#### 8.3.4.1.1.1 DLPC410 IO

Table 8-2 describes the inputs and outputs of the DLPC410 to the user. For more details on these signals, see the DLPC410 data sheet.

**Table 8-2. Input/Output Description** 

PIN NAME	DESCRIPTION	I/O
ARST	Asynchronous active low reset	I
CLKIN_R	Reference clock, 50 MHz	I
DIN_[A,B,C,D](15:0)	LVDS DDR input for data bus A,B,C,D (15:0)	I
DCLKIN[A,B,C,D]	LVDS inputs for data clock (200 - 400 MHz) on bus A, B, C, and D	I
DVALID[A,B,C,D]	LVDS input used to start write sequence for bus A, B, C, and D	I
ROWMD(1:0)	DMD row address and row counter control	I
ROWAD(10:0)	DMD row address pointer	I
BLK_AD(3:0)	DMD mirror block address pointer	I
BLK_MD(1:0)	DMD mirror block reset and clear command modes	I
PWR_FLOAT	Used to float DMD mirrors before complete loss of power	I
DMD_TYPE(3:0)	DMD type in use	0
RST_ACTIVE	Indicates DMD mirror reset in progress	0
INIT_ACTIVE	Initialization in progress	0
VLED0	System heartbeat signal	0
VLED1	Denotes initialization complete	0

Submit Document Feedback

#### 8.3.4.1.1.2 Initialization

The *INIT\_ACTIVE* (Table 8-2) signal indicates that the DLP7000UV, DLPA200, and DLPC410 are in an initialization state after power is applied. During this initialization period, the DLPC410 is initializing the DLP7000UV and DLPA200 by setting all internal registers to their correct states. When this signal goes low, the system has completed initialization. System initialization takes approximately 220 ms to complete. Data and command write cycles should not be asserted during the initialization.

During initialization the user must send a training pattern to the DLPC410 on all data and DVALID lines to correctly align the data inputs to the data clock. For more information, see the DLPC410 data sheet – Interface Training Pattern.

#### 8.3.4.1.1.3 DMD Device Detection

The DLPC410 automatically detects the DMD type and device ID. DMD\_TYPE (Table 8-2) is an output from the DLPC410 that contains the DMD information. Only DMDs sold with the chipset or kit are recognized by the automatic detection function. All other DMDs do not operate with the DLPC410.

#### 8.3.4.1.1.4 Power Down

To ensure long term reliability of the DLP7000UV, a shutdown procedure must be executed. Prior to power removal, assert the PWR\_FLOAT (Table 8-2) signal and allow approximately 300 µs for the procedure to complete. This procedure assures the mirrors are in a flat state.

#### 8.3.4.2 DLPC410 to DMD Interface

#### 8.3.4.2.1 DLPC410 to DMD IO Description

Table 8-3 lists the available controls and status pin names and their corresponding signal type, along with a brief functional description.

Table 8-3. DLPC410 to DMD I/O Pin Descriptions

PIN NAME	DESCRIPTION	I/O
DDC_DOUT_[A,B,C,D](15:0)	LVDS DDR output to DMD data bus A, B, C, D (15:0)	0
DDC_DCLKOUT_[A,B,C,D]	LVDS output to DMD data clock A, B, C, D	0
DDC_SCTRL_[A,B,C,D]	LVDS DDR output to DMD data control A, B, C, D	0



#### 8.3.4.2.2 Data Flow

Figure 8-2 shows the data traffic through the DLPC410. Special considerations are necessary when laying out the DLPC410 to allow best signal flow.




Figure 8-2. DLPC410 Data Flow

Two LVDS buses transfer the data from the user to the DLPC410. Each bus has its data clock that is input edge aligned with the data (DCLK). Each bus also has its own validation signal that qualifies the data input to the DLPC410 (DVALID).

Output LVDS buses transfer data from the DLPC410 to the DLP7000UV. Output buses LVDS A and LVDS B are used as highlighted in Figure 8-2.

#### 8.3.4.3 DLPC410 to DLPA200 Interface

#### 8.3.4.3.1 DLPA200 Operation

The DLPA200 DMD Micromirror Driver is a mixed-signal Application Specific Integrated Circuit (ASIC) that combines the necessary high-voltage power supply generation and Micromirror Clocking Pulse functions for a family of DMDs. The DLPA200 is programmable and controllable to meet all current and anticipated DMD requirements.

The DLPA200 operates from a +12 volt power supply input. For more detailed information on the DLPA200, see the DLPA200 data sheet.



#### 8.3.4.3.2 DLPC410 to DLPA200 IO Description

The Serial Communications Port (SCP) is a full duplex, synchronous, character-oriented (byte) port that allows exchange of commands from the DLPC410 to the DLPA200. One SCP bus is used for the DLP7000UV.




Figure 8-3. Serial Port System Configuration

There are five signal lines associated with the SCP bus: SCPEN, SCPCK, SCPDI, SCPDO, and IRQ.

Table 8-4 lists the available controls and status pin names and their corresponding signal type, along with a brief functional description.

PIN NAME	DESCRIPTION	I/O
A_SCPEN	Active low chip select for DLPA200 serial bus	0
A_STROBE	DLPA200 control signal strobe	0
A_MODE(1:0)	DLPA200 mode control	0
A_SEL(1:0)	DLPA200 select control	0
A_ADDR(3:0)	DLPA200 address control	0
B_SCPEN	Active low chip select for DLPA200 serial bus (2)	0
B_STROBE	DLPA200 control signal strobe (2)	0
B_MODE(1:0)	DLPA200 mode control	0
B_SEL(1:0)	DLPA200 select control	0
B_ADDR(3:0)	DLPA200 address control	0

Table 8-4. DLPC410 to DLPA200 I/O Pin Descriptions

The DLPA200 provides a variety of output options to the DMD by selecting logic control inputs: MODE[1:0], SEL[1:0] and reset group address A[3:0] (Table 8-4). The MODE[1:0] input determines whether a single output, two outputs, four outputs, or all outputs, will be selected. Output levels (VBIAS, VOFFSET, or VRESET) are selected by SEL[1:0] pins. Selected outputs are tri-stated on the rising edge of the STROBE signal and latched to the selected voltage level after a break-before-make delay. Outputs will remain latched at the last Micromirror Clocking Pulse waveform level until the next Micromirror Clocking Pulse waveform cycle.

### 8.3.4.4 DLPA200 to DLP7000UV Interface Overview

The DLPA200 generates three voltages: VBIAS, VRESET, and VOFFSET that are supplied to the DMD MBRST lines in various sequences through the Micromirror Clocking Pulse driver function. VOFFSET is also supplied directly to the DMD as DMDVCC2. A fourth DMD power supply, DMDVCC, is supplied directly to the DMD by regulators.

The function of the Micromirror Clocking Pulse driver is to switch selected outputs in patterns between the three voltage levels (VBIAS, VRESET and VOFFSET) to generate one of several Micromirror Clocking Pulse waveforms. The order of these Micromirror Clocking Pulse waveform events is controlled externally by the logic control inputs and timed by the STROBE signal. DLPC410 automatically detects the DMD type and then uses the DMD type to determine the appropriate Micromirror Clocking Pulse waveform.



A direct Micromirror Clocking Pulse operation causes a mirror to transition directly from one latched state to the next. The address must already be set up on the mirror electrodes when the Micromirror Clocking Pulse is initiated. Where the desired mirror display period does not allow for time to set up the address, a Micromirror Clocking Pulse with release can be performed. This operation allows the mirror to go to a relaxed state regardless of the address while a new address is set up, after which the mirror can be driven to a new latched state.

A mirror in the relaxed state typically reflects light into a system collection aperture and can be thought of as *off* although the light is likely to be more than a mirror latched in the *off* state. System designers should carefully evaluate the impact of relaxed mirror conditions on optical performance.

#### 8.3.5 Measurement Conditions

The data sheet provides timing at the device pin. For output timing analysis, the tester pin electronics and its transmission line effects must be taken into account. Figure 8-4 shows an equivalent test load circuit for the output under test. The load capacitance value stated is only for characterization and measurement of AC timing signals. This load capacitance value does not indicate the maximum load the device is capable of driving. All rise and fall transition timing parameters are referenced to  $V_{IL}$  MAX and  $V_{IH}$  MIN for input clocks,  $V_{OL}$  MAX and  $V_{OH}$  MIN for output clocks.




Figure 8-4. Test Load Circuit for AC Timing Measurements

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated






Figure 8-5. DMD Micromirror Array, Pitch, and Hinge-Axis Orientation






Figure 8-6. Micromirror Landed Positions and Light Paths

#### 8.4 Device Functional Modes

### 8.4.1 DMD Operation

The DLP7000UV has only one functional mode, it is set to be highly optimized for low latency and high speed in generating mirror clocking pulses and timings.

When operated with the DLPC410 controller in conjunction with the DLPA200 driver, the DLP7000UV can be operated in several display modes. The DLP7000UV is loaded as 16 blocks of 48 rows each. Figure 8-8, Figure 8-9, and Figure 8-10 show how the image is loaded by the different Micromirror Clocking Pulse modes.

There are four Micromirror Clocking Pulse modes that determine which blocks are *reset* when a Micromirror Clocking Pulse command is issued:

- Single block mode
- · Dual block mode
- · Quad block mode
- Global mode

#### 8.4.1.1 Single Block Mode

In single block mode, a single block can be loaded and reset in any order. After a block is loaded, it can be reset to transfer the information to the mechanical state of the mirrors.




Figure 8-7. Single Block Mode

#### 8.4.1.2 Dual Block Mode

In dual block mode, reset blocks are paired together as follows (0-1), (2-3), (4-5) . . . (14-15). These pairs can be reset in any order. After data is loaded a pair can be reset to transfer the information to the mechanical state of the mirrors.




Figure 8-8. Dual Block Mode

#### 8.4.1.3 Quad Block Mode

In quad block mode, reset blocks are grouped together in fours as follows (0-3), (4-7), (8-11) and (12-15). Each quad group can be randomly addressed and reset. After a quad group is loaded, it can be reset to transfer the information to the mechanical state of the mirrors.




Figure 8-9. Quad Block Mode

#### 8.4.1.4 Global Mode

In global mode, all reset blocks are grouped into a single group and reset together. The entire DMD must be loaded with the desired data before issuing a Global Reset to transfer the information to the mechanical state of the mirrors.




Figure 8-10. Global Mode

## 8.5 Window Characteristics and Optics

#### Note

TI assumes no responsibility for image quality artifacts or DMD failures caused by optical system operating conditions exceeding limits described previously.

### 8.5.1 Optical Interface and System Image Quality

TI assumes no responsibility for end-equipment optical performance. Achieving the desired end-equipment optical performance involves making trade-offs between numerous component and system design parameters. Optimizing system optical performance and image quality strongly relate to optical system design parameter trades. Although it is not possible to anticipate every conceivable application, projector image quality and optical performance is contingent on compliance to the optical system operating conditions described in the following sections.

### 8.5.2 Numerical Aperture and Stray Light Control

The angle defined by the numerical aperture of the illumination and projection optics at the DMD optical area should be the same. This angle should not exceed the nominal device mirror tilt angle unless appropriate apertures are added in the illumination and/or projection pupils to block out flat-state and stray light from the projection lens. The mirror tilt angle defines DMD capability to separate the *ON* optical path from any other light path, including undesirable flat-state specular reflections from the DMD window, DMD border structures, or other system surfaces near the DMD such as prism or lens surfaces. If the numerical aperture exceeds the mirror tilt angle, or if the projection numerical aperture angle is more than two degrees larger than the illumination numerical aperture angle, objectionable artifacts in the display's border and/or active area could occur.

### 8.5.3 Pupil Match

TI recommends the exit pupil of the illumination is nominally centered within 2° (two degrees) of the entrance pupil of the projection optics. Misalignment of pupils can create objectionable artifacts in the display's border and/or active area, which may require additional system apertures to control, especially if the numerical aperture of the system exceeds the pixel tilt angle.

#### 8.5.4 Illumination Overfill

The active area of the device is surrounded by an aperture on the inside DMD window surface that masks structures of the DMD device assembly from normal view. The aperture is sized to anticipate several optical operating conditions. Overfill light illuminating the window aperture can create artifacts from the edge of the window aperture opening and other surface anomalies that may be visible on the screen. The illumination optical system should be designed to limit light flux incident anywhere on the window aperture from exceeding approximately 10% of the average flux level in the active area. Depending on the particular system's optical architecture, overfill light may have to be further reduced below the suggested 10% level in order to be acceptable.

### 8.6 Micromirror Array Temperature Calculation

Achieving optimal DMD performance requires proper management of the maximum DMD case temperature, the maximum temperature of any individual micromirror in the active array, the maximum temperature of the window aperture, and the temperature gradient between case temperature and the predicted micromirror array temperature (See Figure 8-11).

See the Recommended Operating Conditions for applicable temperature limits.

### 8.6.1 Package Thermal Resistance

The DMD is designed to conduct absorbed and dissipated heat to the back of the Type A package where it can be removed by an appropriate heat sink. The heat sink and cooling system must be capable of maintaining the package within the specified operational temperatures, refer to Figure 8-11. The total heat load on the DMD is typically driven by the incident light absorbed by the active area; although other contributions include light energy absorbed by the window aperture and electrical power dissipation of the array.

### 8.6.2 Case Temperature

The temperature of the DMD case can be measured directly. For consistency, Thermal Test Point locations 1, 2, and 3 are defined, as shown in Figure 8-11.




Figure 8-11. Thermal Test Point Location

### 8.6.3 Micromirror Array Temperature Calculation

Active array temperature cannot be measured directly; therefore, it must be computed analytically from measurement points on the outside of the package, package thermal resistance, electrical power, and illumination heat load. The relationship between array temperature and the reference ceramic temperature (test point number 1 in Figure 8-11) is provided by the following equations:

$$= T_{Ceramic} + (Q_{Array} \times R_{Array-To-Ceramic})$$
 (2)

#### where

- T<sub>Ceramic</sub> = Measured ceramic temperature (°C) at location (test point number 3)
- R<sub>Array-To-Ceramic</sub> = DMD package thermal resistance from array to outside ceramic (°C/W)
- Q<sub>Array</sub> = Total DMD array power, which is both electrical plus absorbed on the DMD active array (W)
- Q<sub>Array</sub> = Q<sub>Electrical</sub> + (Q<sub>Illumination</sub> × DMD absorption constant (0.42))

#### where

- Q<sub>Electrical</sub> = Approximate nominal electrical internal power dissipation (W)
- Q<sub>Illumination</sub> = [Illumination power density × illumination area on DMD] (W)
- DMD absorption constant = 0.42

The electrical power dissipation of the DMD is variable and depends on the voltages, data rates and operating frequencies. The nominal electrical power dissipation of the DMD is variable and depends on the operating state of mirrors and the intensity of the light source. The DMD absorption constant of 0.42 assumes nominal operation with an illumination distribution of 83.7% on the active array, 11.9% on the array border, and 4.4% on the window aperture. A system aperture may be required to limit power incident on the package aperture since this area absorbs much more efficiently than the array.

- Illumination power density = 2 W/cm<sup>2</sup>
- Illumination area =  $(1.4008 \text{ cm} \times 1.0506 \text{ cm}) / 83.7\% = 1.76 \text{ cm}^2$  (assumes 83.7% on the active array and 16.3% overfill)
- $Q_{IIIumination} = 2 \text{ W/cm}^2 \times 1.76 \text{ cm}^2 = 3.52 \text{ W}$
- Q<sub>Electrical</sub>= 2.0 W
- R<sub>Array-To-Ceramic</sub> = 0.9°C/W
- T<sub>Ceramic</sub>= 20°C (measured on ceramic)
- $Q_{Array} = 2.0 \text{ W} + (3.52 \text{ W} \times 0.42) = 3.48 \text{ W}$
- $T_{Array} = 20^{\circ}C + (3.48 \text{ W} \times 0.9^{\circ}C/\text{W}) = 23.1^{\circ}C$



### 8.7 Micromirror Landed-On/Landed-Off Duty Cycle

### 8.7.1 Definition of Micromirror Landed-On/Landed-Off Duty Cycle

The micromirror landed-on/landed-off duty cycle (landed duty cycle) denotes the amount of time (as a percentage) that an individual micromirror is landed in the On–state versus the amount of time the same micromirror is landed in the Off–state.

As an example, a landed duty cycle of 100/0 indicates that the referenced pixel is in the On-state 100% of the time (and in the Off-state 0% of the time); whereas 0/100 would indicate that the pixel is in the Off-state 100% of the time. Likewise, 50/50 indicates that the pixel is On 50% of the time and Off 50% of the time.

Note that when assessing landed duty cycle, the time spent switching from one state (ON or OFF) to the other state (OFF or ON) is considered negligible and is thus ignored.

Since a micromirror can only be landed in one state or the other (On or Off), the two numbers (percentages) always add to 100.

### 8.7.2 Landed Duty Cycle and Useful Life of the DMD

Knowing the long-term average landed duty cycle (of the end product or application) is important because subjecting all (or a portion) of the DMD's micromirror array (also called the active array) to an asymmetric landed duty cycle for a prolonged period of time can reduce the DMD's usable life.

Note that it is the symmetry/asymmetry of the landed duty cycle that is of relevance. The symmetry of the landed duty cycle is determined by how close the two numbers (percentages) are to being equal. For example, a landed duty cycle of 50/50 is perfectly symmetrical whereas a landed duty cycle of 100/0 or 0/100 is perfectly asymmetrical.

### 8.7.3 Landed Duty Cycle and Operational DMD Temperature

Operational DMD Temperature and Landed Duty Cycle interact to affect the DMD's usable life, and this interaction can be exploited to reduce the impact that an asymmetrical Landed Duty Cycle has on the DMD's usable life.

In practice, this curve specifies the Maximum Operating DMD Temperature that the DMD should be operated at for a given long-term average Landed Duty Cycle.

### 8.7.4 Estimating the Long-Term Average Landed Duty Cycle of a Product or Application

During a given period of time, the Landed Duty Cycle of a given pixel follows from the image content being displayed by that pixel.

For example, in the simplest case, when displaying pure-white on a given pixel for a given time period, that pixel will experience a 100/0 Landed Duty Cycle during that time period. Likewise, when displaying pure-black, the pixel will experience a 0/100 Landed Duty Cycle.

Between the two extremes (ignoring for the moment color and any image processing that may be applied to an incoming image), the Landed Duty Cycle tracks one-to-one with the gray scale value, as shown in Table 8-5.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated



Table 8-5. Grayscale Value and Landed Duty Cycle

GRAYSCALE VALUE	LANDED DUTY CYCLE				
0%	0/100				
10%	10/90				
20%	20/80				
30%	30/70				
40%	40/60				
50%	50/50				
60%	60/40				
70%	70/30				
80%	80/20				
90%	90/10				
100%	100/0				

# 9 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

# 9.1 Application Information

The DLP7000UV devices require they be coupled with the DLPC410 controller to provide a reliable solution for many different applications. The DMDs are spatial light modulators which reflect incoming light from an illumination source to one of two directions, with the primary direction being into a projection collection optic. Each application is derived primarily from the optical architecture of the system and the format of the data coming into the DLPC410. Applications of interest include lithography, 3D Printing, medical systems, and compressive sensing.

### 9.1.1 DMD Reflectivity Characteristics

TI assumes no responsibility for end-equipment reflectivity performance. Achieving the desired end-equipment reflectivity performance involves making trade-offs between numerous component and system design parameters. DMD reflectivity characteristics over UV exposure times are represented in Figure 9-1.




Figure 9-1. Nominal DMD Relative Reflectivity Percentage and Exposure Hours

DMD reflectivity includes micromirror surface reflectivity and window transmission. The DMD was characterized for DMD reflectivity using a broadband light source (200-W metal-halide lamp). Data is based off of a 2.3-W/cm² UV exposure at the DMD surface (363-nm peak output) using a 363-nm high-pass filter between the light source and the DMD. (Contact your local Texas Instruments representative for additional information about power density measurements and UV filter details.)

#### 9.1.2 Design Considerations Influencing DMD Reflectivity

Optimal, long-term performance of the digital micromirror device (DMD) can be affected by various application parameters. Below is a list of some of these application parameters and includes high level design recommendations that may help extend relative reflectivity from time zero:

- Illumination spectrum using longer wavelengths for operation while preventing shorter wavelengths from striking the DMD
- Illumination power density using lower power density
- DMD case temperature operating the DMD with the case temperature at the low end of its specification.

Submit Document Feedback

Instruments

- Cumulative incident illumination limiting the total hours of UV illumination exposure when the DMD is not actively steering UV light in the application. For example, a design might include a shutter to block the illumination or LED illumination where the LEDs can be strobed off during periods not requiring UV exposure.
- Micromirror landed duty cycle applying a 50/50 duty cycle pattern during periods where operational patterns are not required.

# 9.2 Typical Application




Figure 9-2. DLPC410 and DLP7000UV Embedded Example Block Diagram

### 9.2.1 Design Requirements

All applications using the DLP7000UV chipset require both the controller and the DMD components for operation. The system also requires an external parallel flash memory device loaded with the DLPC410 Configuration and Support Firmware. The chipset has several system interfaces and requires some support circuitry. The following interfaces and support circuitry are required:

- DLPC410 system interfaces:
  - Control interface
  - Trigger interface
  - Input data interface
  - Illumination interface
  - Reference clock
- DLP7000UV interfaces:
  - DLPC410 to DLP7000UV digital data
  - DLPC410 to DLP7000UV control interface
  - DLPC410 to DLP7000UV micromirror reset control interface
  - DLPC410 to DLPA200 micromirror driver
  - DLPA200 to DLP7000UV micromirror reset

#### **Device Description:**

The DLP7000UV XGA chipset offers developers a convenient way to design a wide variety of industrial, medical, telecom and advanced display applications by delivering maximum flexibility in formatting data, sequencing data, and light patterns.

The DLP7000UV XGA chipset includes the following four components: DMD Digital Controller (DLPC410), EEPROM (DLPR410), DMD Micromirror Driver (DLPA200), and a DMD (DLP7000UV).

**DLPC410** Digital Controller for DLP Discovery 4100 chipset



- Provides high speed LVDS data and control interface to the DLP7000UV.
- Drives mirror clocking pulse and timing information to the DLPA200.
- · Supports random row addressing.

# **DLPR410** PROM for DLP Discovery 4100 chipset

• Contains startup configuration information for the DLPC410.

#### **DLPA200** DMD Micromirror Driver

· Generates Micromirror Clocking Pulse control (sometimes referred to as a Reset) of DMD mirrors.

# DLP7000UV DLP 0.7XGA 2xLVDS UV Type-A DMD

• Steers light in two digital positions (+12° and –12°) using 1024 × 768 micromirror array of aluminum mirrors.

Table 9-1. DLP Discovery 4100 Chipset Configuration: 0.7 XGA Chipset

QTY	TI PART	DESCRIPTION			
1	DLP7000UV	DLP 0.7XGA 2xLVDS UV Type-A DMD			
1	DLPC410	Digital Controller for DLP Discovery 4100 chipset			
1 DLPR410		DLP Discovery 4100 configuration PROM			
1	DLPA200	DMD micromirror driver			

Reliable function and operation of DLP7000UV XGA chipsets require the components be used in conjunction with each other. This document describes the proper integration and use of the DLP7000UV XGA chipset components.

The DLP7000UV XGA chipset can be combined with a user programmable Application FPGA (not included) to create high performance systems.


## 9.2.2 Detailed Design Procedure

The DLP7000UV DMD is designed with a window which allows transmission of Ultra-Violet (UV) light. This makes it well suited for UV applications requiring fast, spatially programmable light patterns using the micromirror array. UV wavelengths can affect the DMD differently than visible wavelengths. There are system level considerations which should be leveraged when designing systems using this DMD.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

# 9.2.3 Application Curve



Type A UVA on 7056 glass (3-mm thick)

Figure 9-3. Corning 7056 Nominal UV Window Transmittance (Maximum Transmission Region)



# 10 Power Supply Recommendations

# 10.1 Power-Up Sequence (Handled by the DLPC410)

The sequence of events for DMD system power-up is:

- 1. Apply logic supply voltages to the DLPA200 and to the DMD according to DMD specifications.
- 2. Place DLPA200 drivers into high impedance states.
- 3. Turn on DLPA200 bias, offset, or reset supplies according to driver specifications.
- 4. After all supply voltages are assured to be within the limits specified and with all micromirror clocking pulse operations logically suspended, enable all drivers to either VOFFSET or VBIAS level.
- 5. Begin micromirror clocking pulse operations.

Repeated failure to adhere to the prescribed power-up and power-down procedures may affect device reliability. The DLP7000UV power-up and power-down procedures are defined by the DLPC410 data sheet (DLPS024). These procedures must be followed to ensure reliable operation of the device.

### 11 Layout

# 11.1 Layout Guidelines

The DLP7000UV is part of a chipset that is controlled by the DLPC410 in conjunction with the DLPA200. These guidelines are targeted at designing a PCB board with these components.

# 11.1.1 Impedance Requirements

Signals should be routed to have a matched impedance of 50  $\Omega$  ±10% except for LVDS differential pairs (DMD\_DAT\_Xnn, DMD\_DCKL\_Xn, and DMD\_SCTRL\_Xn), which should be matched to 100  $\Omega$  ±10% across each pair.

### 11.1.2 PCB Signal Routing

When designing a PCB board for the DLP7000UV controlled by the DLPC410 in conjunction with the DLPA200, the following are recommended:

Signal trace corners should be no sharper than 45°. Adjacent signal layers should have the predominate traces routed orthogonal to each other. TI recommends that critical signals be hand routed in the following order: DDR2 Memory, DMD (LVDS signals), then DLPA200 signals.

TI does not recommend signal routing on power or ground planes.

TI does not recommend ground plane slots.

High speed signal traces should not crossover slots in adjacent power and/or ground planes.

**Table 11-1. Important Signal Trace Constraints** 

SIGNAL	CONSTRAINTS				
LVDS (DMD_DAT_xnn, DMD_DCKL_xn, and DMD_SCTRL_xn)	P-to-N data, clock, and SCTRL: <10 mils (0.25 mm); Pair-to-pair <10 mils (0.25 mm); Bundle-to-bundle <2000 mils (50 mm, for example DMD_DAT_Ann to DMD_DAT_Bnn)  Trace width: 4 mil (0.1 mm)  Trace spacing: In ball field – 4 mil (0.11 mm); PCB etch – 14 mil (0.36 mm)  Maximum recommended trace length <6 inches (150 mm)				

Table 11-2. Power Trace Widths and Spacing

	SIGNAL NAME	MINIMUM TRACE WIDTH	MINIMUM TRACE SPACING	LAYOUT REQUIREMENTS	
	GND	Maximize	5 mil (0.13 mm)	Maximize trace width to connecting pin as a minimum	
	VCC, VCC2	20 mil (0.51 mm)	10 mil (0.25 mm)		
Ī	MBRST[15:0]	10 mil (0.25 mm)	10 mil (0.25 mm)		

#### 11.1.3 Fiducials

Fiducials for automatic component insertion should be 0.05-inch copper with a 0.1-inch cutout (antipad). Fiducials for optical auto insertion are placed on three corners of both sides of the PCB.

# 11.1.4 PCB Layout Guidelines

A target impedance of 50  $\Omega$  for single ended signals and 100  $\Omega$  between LVDS signals is specified for all signal layers.

#### 11.1.4.1 DMD Interface

The digital interface from the DLPC410 to the DMD are LVDS signals that run at clock rates up to 400 MHz. Data is clocked into the DMD on both the rising and falling edge of the clock, so the data rate is 800 MHz. The LVDS signals should have  $100-\Omega$  differential impedance. The differential signals should be matched but kept as short as possible. Parallel termination at the LVDS receiver is in the DMD; therefore, on board termination is not necessary.

#### 11.1.4.1.1 Trace Length Matching

The DLPC410 DMD data signals require precise length matching. Differential signals should have impedance of 100  $\Omega$  (with 5% tolerance). It is important that the propagation delays are matched. The maximum differential pair uncoupled length is 100 mils with a relative propagation delay of  $\pm 25$  mil between the p and n. Matching all signals exactly will maximize the channel margin. The signal path through all boards, flex cables and internal DMD routing must be considered in this calculation.

## 11.1.4.2 DLP7000UV Decoupling

General decoupling capacitors for the DLP7000UV should be distributed around the PCB and placed to minimize the distance from IC voltage and ground pads. Each decoupling capacitor (0.1  $\mu$ F recommended) should have vias directly to the ground and power planes. Via sharing between components (discreet or integrated) is discouraged. The power and ground pads of the DLP7000UV should be tied to the voltage and ground planes with their own vias.

#### 11.1.4.2.1 Decoupling Capacitors

Decoupling capacitors should be placed to minimize the distance from the decoupling capacitor to the supply and ground pin of the component. It is recommended that the placement of and routing for the decoupling capacitors meet the following guidelines:

- The supply voltage pin of the capacitor should be located close to the device supply voltage pin(s). The decoupling capacitor should have vias to ground and voltage planes. The device can be connected directly to the decoupling capacitor (no via) if the trace length is less than 0.1 inch. Otherwise, the component should be tied to the voltage or ground plane through separate vias.
- The trace lengths of the voltage and ground connections for decoupling capacitors and components should be less than 0.1 inch to minimize inductance.
- The trace width of the power and ground connection to decoupling capacitors and components should be as wide as possible to minimize inductance.
- Connecting decoupling capacitors to ground and power planes through multiple vias can reduce inductance and improve noise performance.
- Decoupling performance can be improved by utilizing low ESR and low ESL capacitors.

#### 11.1.4.3 VCC and VCC2

The VCC pins of the DMD should be connected directly to the DMD VCC plane. Decoupling for the VCC should be distributed around the DMD and placed to minimize the distance from the voltage and ground pads. Each decoupling capacitor should have vias directly connected to the ground and power planes. The VCC and GND pads of the DMD should be tied to the VCC and ground planes with their own vias.

The VCC2 voltage can be routed to the DMD as a trace. Decoupling capacitors should be placed to minimize the distance from the VCC2 and ground pads of the DMD. Using wide etch from the decoupling capacitors to the DMD connection will reduce inductance and improve decoupling performance.

#### 11.1.4.4 DMD Layout

See the respective sections in this data sheet for package dimensions, timing and pin out information.



#### 11.1.4.5 DLPA200

The DLPA200 generates the micromirror clocking pulses for the DMD. The DMD-drive outputs from the DLPA200 (MBRST[15:0]) should be routed with minimum trace width of 11 mil and a minimum spacing of 15 mil. The VCC and VCC2 traces from the output capacitors to the DLPA200 should also be routed with a minimum trace width and spacing of 11 mil and 15 mil, respectively. See the DLPA200 customer data sheet (DLPS015) for mechanical package and layout information.

# 11.2 Layout Example

For LVDS (and other differential signal) pairs and groups, it is important to match trace lengths. In the area of the dashed lines, Figure 11-1 shows correct matching of signal pair lengths with serpentine sections to maintain the correct impedance.




Figure 11-1. Mitering LVDS Traces to Match Lengths



# 12 Device and Documentation Support

# 12.1 Device Support

## 12.1.1 Device Nomenclature

Figure 12-1 provides a legend of reading the complete device name for any DLP device.




Figure 12-1. Device Nomenclature

## 12.1.1.1 Device Marking

The device marking consists of the fields shown in Figure 12-2.




Figure 12-2. Device Marking

## **12.2 Documentation Support**

### 12.2.1 Related Documentation

The following documents contain additional information related to the use of the DLP7000UV device:

DOCUMENT TITLE

DLPC410 Digital Controller for DLP Discovery 4100 chipset data sheet

DLPS024

DLPA200 DMD Micromirror Driver data sheet

DLPS015

DLPR410 PROM for DLP Discovery 4100 chipset data sheet

DLPS027

**Table 12-1. Related Documentation** 



#### 12.3 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 12-2. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY	
DLP7000UV	Click here	Click here	Click here	Click here	Click here	
DLPA200	Click here	Click here	Click here	Click here	Click here	
DLPC410	Click here	Click here	Click here	Click here	Click here	
DLPR410	DLPR410 Click here		Click here	Click here	Click here	

## 12.4 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 12.5 Trademarks

Discovery<sup>™</sup> is a trademark of Texas Instruments.

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

DLP® is a registered trademark of Texas Instruments.

All trademarks are the property of their respective owners.

### 12.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 12.7 Glossary

This glossary lists and explains terms, acronyms, and definitions.

# 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Document Feedback

www.ti.com 9-Nov-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
DLP7000UVFLP	Active	Production	CLGA (FLP)   203	18   JEDEC TRAY (5+1)	Yes	NIPDAU	N/A for Pkg Type	20 to 30	
DLP7000UVFLP.B	Active	Production	CLGA (FLP)   203	18   JEDEC TRAY (5+1)	Yes	NIPDAU	N/A for Pkg Type	20 to 30	

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.


<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.


<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.









## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025