

DLP550JE 0.55-Inch XGA Digital Micromirror Device

1 Features

- 0.55-inch micromirror array diagonal
 - XGA (1024 × 768)
 - 10.8-micron micromirror pitch
 - ±12° micromirror tilt angle (relative to flat state)
 - Corner illumination
- 2xLVDS input data bus
- The DLP550JE chipset includes:
 - DLP550JE DMD
 - DLPC4420 controller
 - DLPA100 controller power management and motor driver IC
 - DLPA200 DMD power management IC

2 Applications

- Digital signage
- **Education projector**
- **Business projector**

3 Description

The TI DLP550JE digital micromirror device (DMD) is a digitally controlled micro-electromechanical system (MEMS) spatial light modulator (SLM) that enables bright, affordable DLP® 0.55-inch XGA display solutions. The DLP550JE DMD, together with the DLPC4420 display controllers, the DLPA100 power and motor driver, and the DLPA200 DMD micromirror driver, provides the capability to achieve high performance systems and is a great fit for display applications that require 4:3 aspect ratio, high brightness, and system simplicity. The DLP550JE DMD can also utilize the DLPC4430 as a display controller.


The DMD ecosystem includes established resources to help the user accelerate the design cycle, visit the DLP® Products third-party search tools to find approved optical module manufacturers and third party providers.

Visit Getting Started With TI DLP Display Technology to learn more about how to start designing with the DMD.

Device Information

PART NUMBER	PACKAGE ⁽¹⁾	BODY SIZE (NOM)
DLP550JE	FYA (149)	32.20mm × 22.30mm

For more information, see Section 11.



DLP550JE Simplified Application



Table of Contents

1 Features1	6.3 Optical Interface and System Image Quality	
2 Applications1	Considerations	20
3 Description1	6.4 Micromirror Array Temperature Calculation	<mark>2</mark> 1
4 Pin Configuration and Functions3	6.5 Micromirror Power Density Calculation	22
5 Specifications6	6.6 Micromirror Landed-on/Landed-Off Duty Cycle	23
5.1 Absolute Maximum Ratings6	7 Application and Implementation	
5.2 Storage Conditions6	7.1 Application Information	
5.3 ESD Ratings 7	7.2 Typical Application	
5.4 Recommended Operating Conditions7	8 Power Supply Recommendations	
5.5 Thermal Information9	8.1 DMD Power-Up and Power-Down Procedures	30
5.6 Electrical Characteristics10	9 Device and Documentation Support	31
5.7 Timing Requirements10	9.1 Device Support	31
5.8 Window Characteristics14	9.2 Support Resources	
5.9 System Mounting Interface Loads14	9.3 Receiving Notification of Documentation Updates.	32
5.10 Micromirror Array Physical Characteristics	9.4 Trademarks	32
5.11 Micromirror Array Optical Characteristics	9.5 Electrostatic Discharge Caution	32
5.12 Chipset Component Usage Specification 18	9.6 Glossary	
6 Detailed Description19	10 Revision History	32
6.1 Overview19	11 Mechanical, Packaging, and Orderable	
6.2 Feature Description20	Information	33

4 Pin Configuration and Functions




Figure 4-1. FYA Package 149-Pin Bottom View

Table 4-1. Pin Functions

PIN ⁽¹⁾		TYPE	SIGNAL	DATA	INTERNAL	СГОСК	DESCRIPTION	TRACE
NAME	NO.	(I/O/P)	SIGNAL	RATE ⁽²⁾	TERM ⁽³⁾	CLOCK	DESCRIPTION	(mils) ⁽⁴⁾
DATA INPUTS								
D_AN1	G20	Input	LVCMOS	DDR	Differential	DCLK_A		760.78
D_AP1	H20	Input	LVCMOS	DDR	Differential	DCLK_A		760.86
D_AN3	H19	Input	LVCMOS	DDR	Differential	DCLK_A		760.73
D_AP3	G19	Input	LVCMOS	DDR	Differential	DCLK_A	1	760.76
D_AN5	F18	Input	LVCMOS	DDR	Differential	DCLK_A	1	760.73
D_AP5	G18	Input	LVCMOS	DDR	Differential	DCLK_A	1	760.81
D_AN7	E18	Input	LVCMOS	DDR	Differential	DCLK_A		760.77
D_AP7	D18	Input	LVCMOS	DDR	Differential	DCLK_A	- Input data bus A (LVDS)	760.81
D_AN9	C20	Input	LVCMOS	DDR	Differential	DCLK_A	Input data bus A (LVDS)	760.67
D_AP9	D20	Input	LVCMOS	DDR	Differential	DCLK_A		760.74
D_AN11	B18	Input	LVCMOS	DDR	Differential	DCLK_A		760.68
D_AP11	A18	Input	LVCMOS	DDR	Differential	DCLK_A	1	760.77
D_AN13	A20	Input	LVCMOS	DDR	Differential	DCLK_A		760.82
D_AP13	B20	Input	LVCMOS	DDR	Differential	DCLK_A		760.77
D_AN15	B19	Input	LVCMOS	DDR	Differential	DCLK_A		760.79
D_AP15	A19	Input	LVCMOS	DDR	Differential	DCLK_A	1	760.75



Table 4-1. Pin Functions (continued)

PIN ⁽¹⁾		TYPE		DATA	Functions (co		DEGOSISTION	TRACE
NAME	NO.	(I/O/P)	SIGNAL	RATE ⁽²⁾	TERM ⁽³⁾	CLOCK	DESCRIPTION	(mils) ⁽⁴⁾
D_BN1	K20	Input	LVCMOS	DDR	Differential	DCLK_B		760.72
D_BP1	J20	Input	LVCMOS	DDR	Differential	DCLK_B		760.80
D_BN3	J19	Input	LVCMOS	DDR	Differential	DCLK_B		760.79
D_BP3	K19	Input	LVCMOS	DDR	Differential	DCLK_B		760.82
D_BN5	L18	Input	LVCMOS	DDR	Differential	DCLK_B		760.77
D_BP5	K18	Input	LVCMOS	DDR	Differential	DCLK_B		760.85
D_BN7	M18	Input	LVCMOS	DDR	Differential	DCLK_B		760.78
D_BP7	N18	Input	LVCMOS	DDR	Differential	DCLK_B	Input data bus B (LVDS)	760.81
D_BN9	P20	Input	LVCMOS	DDR	Differential	DCLK_B		760.76
D_BP9	N20	Input	LVCMOS	DDR	Differential	DCLK_B		760.83
D_BN11	R18	Input	LVCMOS	DDR	Differential	DCLK_B		760.78
D_BP11	T18	Input	LVCMOS	DDR	Differential	DCLK_B		760.80
D_BN13	T20	Input	LVCMOS	DDR	Differential	DCLK_B		760.78
D_BP13	R20	Input	LVCMOS	DDR	Differential	DCLK_B		760.72
D_BN15	R19	Input	LVCMOS	DDR	Differential	DCLK_B		760.80
D_BP15	T19	Input	LVCMOS	DDR	Differential	DCLK_B		760.77
DCLK_AN	D19	Input	LVCMOS	_	Differential	_	Input data bus A Clock	760.73
DCLK_AP	E19	Input	LVCMOS	_	Differential	_	(LVDS)	760.80
DCLK_BN	N19	Input	LVCMOS	_	Differential	_	Input data bus B Clock	760.72
DCLK_BP	M19	Input	LVCMOS	_	Differential	_	(LVDS)	760.80
DATA CONTROL I	NPUTS							
SCTRL_AN	F20	Input	LVCMOS	DDR	Differential	DCLK_A		760.74
SCTRL_AP	E20	Input	LVCMOS	DDR	Differential	DCLK_A	Data Control (LVDS)	760.70
SCTRL_BN	L20	Input	LVCMOS	DDR	Differential	DCLK_B	- Data Control (LVD3)	760.83
SCTRL_BP	M20	Input	LVCMOS	DDR	Differential	DCLK_B		760.78
SERIAL COMMUN	ICATION (S	CP) AND CO	NFIGURATION					
SCP_CLK	A8	Input	LVCMOS	_	Pulldown	_		_
SCP_DO	A9	Output	LVCMOS	_	_	SCP_CLK		_
SCP_DI	A5	Input	LVCMOS	_	Pulldown	SCP_CLK		_
SCP_EN	B7	Input	LVCMOS	_	Pulldown	SCP_CLK		_
PWRDN	В9	Input	LVCMOS	_	Pulldown	_		_
MICROMIRROR B	IAS CLOCKI	ING PULSE						
MODE_A	A4	Input	LVCMOS	_	Pulldown	_		_
MBRST0	C3	Input	Analog	_	_	_		_
MBRST1	D2	Input	Analog	_	_	_		_
MBRST2	D3	Input	Analog	_	_	_		_
MBRST3	E2	Input	Analog	_	_	_		_
MBRST4	G3	Input	Analog	_	_	_		_
MBRST5	E1	Input	Analog	_	_	_	Micromirror Bias	_
MBRST6	G2	Input	Analog	_	_	_	Clocking Pulse	
MBRST7	G1	Input	Analog	_	_	_	"MBRST" signals "clock" micromirrors into state	_
MBRST8	N3	Input	Analog	_	_	_	of LVCMOS memory cell	_
MBRST9	M2	Input	Analog	_	_	_	associated with each mirror.	
MBRST10	М3	Input	Analog	_	_	_		_
MBRST11	L2	Input	Analog	_	_	_		_
MBRST12	J3	Input	Analog	_	_	_		_
MBRST13	L1	Input	Analog	_	_	_		_
MBRST14	J2	Input	Analog	_	_	_		_
MBRST15	J1	Input	Analog	_	_	_		_



Table 4-1. Pin Functions (continued)

PIN(1) Type Data Internal TPACE									
		TYPE (I/O/P)	SIGNAL	DATA RATE ⁽²⁾	INTERNAL TERM ⁽³⁾	CLOCK	DESCRIPTION	TRACE (mils) ⁽⁴⁾	
NAME	NO.	(1/0/F)		KAIE	I ERIVICE/			(IIIIIS)(*)	
POWER	, ,			T					
V _{cc}	B11, B12, B13, B16, R12, R13, R16, R17	Power	Analog	_	_	_	Power for LVCMOS Logic	_	
V _{CCI}	A12, A14, A16, T12, T14, T16	Power	Analog	_	_	_	Power supply for LVDS Interface	_	
V _{OFFSET}	C1, D1, M1, N1	Power	Analog	_	_	_	Power for High Voltage CMOS Logic	_	
Vss	A6, A11, A13, A15, A17, B4, B5, B8, B14, B15, B17, C2, C18, C19, F1, F2, F19, H1, H2, H3, H18, J18, K1, K2, L19, N2, P18, P19, R4, R9, R14, R15, T7, T13, T15, T17	Power	Analog	_	_	_	Common return for all power inputs	_	
RESERVED SIGNA	LS (Not for	use in syste	em)						
RESERVED_FC	R7	Input	LVCMOS	_	Pulldown	_		_	
RESERVED_FD	R8	Input	LVCMOS	_	Pulldown	_	Pins should be	_	
RESERVED_PFE	Т8	Input	LVCMOS	_	Pulldown	_	connected to V _{SS} .	_	
RESERVED_STM	В6	Input	LVCMOS	_	Pulldown	_		_	
NO_CONNECT	A3, A7, A10, B2, B3, B10, E3, F3, K3, L3, P1, P2, P3, R1, R2, R3, R5, R6, R10, R11, T1, T2, T3, T4, T5, T6, T9, T10,	_	_	_	_	_	Do not connect.	_	

- The following power supplies are required to operate the DMD: V_{CC} , V_{CCI} , V_{OFFSET} . V_{SS} must also be connected. DDR = Double Data Rate. SDR = Single Data Rate. Refer to the *Timing Requirements* for specifications and relationships. (2)
- (3) Refer to *Electrical Characteristics* for differential termination specification.
- Internal Trace Length (mils) refers to the Package electrical trace length. See the DLP 0.55 XGA Chip-Set Data Manual for details regarding signal integrity considerations for end-equipment designs.



5 Specifications

5.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)(7)

		MIN	MAX	UNIT
SUPPLY VOLTAGES			<u>'</u>	
V _{CC}	Supply voltage for LVCMOS core logic ⁽¹⁾	-0.5	4	V
V _{CCI}	Supply voltage for LVDS Interface ⁽¹⁾	-0.5	4	V
V _{OFFSET}	Micromirror Electrode and HVCMOS voltage ⁽¹⁾ (2)	-0.5	9	V
V _{MBRST}	Voltage applied to MBRST[0:15] Input Pins	-28	28	V
V _{CC} - V _{CCI}	Supply voltage change ⁽³⁾		0.3	V
INPUT VOLTAGES				
	Input voltage for all other input pins ⁽¹⁾	-0.5	V _{CC} + 0.3	V
V _{ID}	Input differential voltage (absolute value) (4)		700	mV
CLOCKS			-	
$f_{ m clock}$	Clock frequency for LVDS interface, DCLK_A		400	MHz
$f_{ m clock}$	Clock frequency for LVDS interface, DCLK_B		400	MHz
ENVIRONMENTAL			1	
T _{ARRAY} and T _{WINDOW}	Temperature, operating ⁽⁵⁾	0	90	°C
	Temperature, non-operating ⁽⁵⁾	-40	90	°C
T _{DELTA}	Absolute Temperature delta between any point on the window edge and the ceramic test point TP1 ⁽⁶⁾		30	°C
T _{DP}	Dew Point Temperature, operating and non-operating (non-condensing)		81	°C

- All voltages are referenced to common ground V_{SS}. Voltages V_{CC}, V_{CCI}, and V_{OFFSET} are required for proper DMD operation. V_{SS} must also be connected.
- (2) V_{OFFSET} supply transients must fall within specified voltages.
- (3) Exceeding the recommended allowable absolute voltage difference between V_{CC} and V_{CCI} may result in excess current draw.
- (4) This maximum LVDS input voltage rating applies when each input of a differential pair is at the same voltage potential.
- (5) The highest temperature of the active array (as calculated by the Section 6.4) or of any point along the Window Edge as defined in Figure 6-1. The locations of thermal test points TP2, TP3, TP4, and TP5 in Figure 6-1 are intended to measure the highest window edge temperature. If a particular application causes another point on the window edge to be at a higher temperature, that point should be used.
- (6) Temperature delta is the highest difference between the ceramic test point 1 (TP1) and anywhere on the window edge as shown in Figure 6-1. The window test points TP2, TP3, TP4, and TP5 shown in Figure 6-1 are intended to result in the worst-case delta. If a particular application causes another point on the window edge to result in a larger delta temperature, that point should be used.
- (7) Stresses beyond those listed under Section 5.1 may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Section 5.4. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

5.2 Storage Conditions

Applicable for the DMD as a component or non-operational in a system.

		MIN	MAX	UNIT
T_{DMD}	DMD storage temperature	-40	80	°C
T _{DP-AVG}	Average dew point temperature (non-condensing) ⁽¹⁾		28	°C
T _{DP-ELR}	Elevated dew point temperature range (non-condensing) ⁽²⁾	28	36	°C
CT _{ELR}	Cumulative time in elevated dew point temperature range		24	Months

- (1) The average over time (including storage and operating) that the device is not in the elevated dew point temperature range.
- (2) Exposure to dew point temperatures in the elevated range during storage and operation should be limited to less than a total cumulative time of CT_{ELR}.



5.3 ESD Ratings

				VALUE	UNIT
V	Electrostatic	Human-body model (HBM), per ANSI/	All pins except MBRST(15:0)	±2000	
V _(ESD)	discharge	ESDA/JEDEC JS-001 ⁽¹⁾	Pins MBRST(15:0)	<250	, v

⁽¹⁾ JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.

5.4 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted). The functional performance of the device specified in this data sheet is achieved when operating the device within the limits defined by this table. No level of performance is implied when operating the device above or below these limits.

		MIN	NOM	MAX	UNIT
VOLTAGE SUPPLY	(
V _{CC}	Supply voltage for LVCMOS core logic ⁽¹⁾	3.0	3.3	3.6	V
V _{CCI}	Supply voltage for LVDS interface ⁽¹⁾	3.0	3.3	3.6	V
V _{OFFSET}	Mirror Electrode and HVCMOS voltage ⁽¹⁾ (2)	3.0	3.3	3.6	V
V _{MBRST}	Micromirror clocking pulse voltages ⁽¹⁾	-27		26.5	V
V _{CCI} -V _{CC}	Supply voltage delta (absolute value) ⁽³⁾			0.3	V
LVCMOS INTERFA	CE				
V _{IH}	High level input voltage	1.7	2.5	VCC + 0.3	V
V _{IL}	Low level input voltage	-0.3		0.7	V
I _{OH}	High level output current at V _{OH} = 2.4V			-20	mA
I _{OL}	Low level output current at V _{OL} = 0.4V			15	mA
t _{PWRDNZ}	PWRDNZ pulse width ⁴	10			ns
SCP INTERFACE					
f _{SCPCLK}	SCP clock frequency ⁽⁵⁾	50		500	kHz
t _{SCP_PD}	Propagation delay, clock to Q, from rising-edge of SCPCLK to valid SCPDO ⁽⁶⁾	0		900	ns
t _{SCP_DS}	SCPDI clock setup time (before SCPCLK falling-edge) ⁽⁶⁾	800			ns
t _{SCP_DH}	SCPDI hold time (after SCPCLK falling-edge) ⁽⁵⁾	900			
t _{SCP_NEG_ENZ}	Time between falling-edge of SCPENZ and the first rising-edge of SCPCLK	1			us
t _{SCP_POS_ENZ}	Time between falling-edge of SCPCLK and the rising-edge of SCPENZ	1			us
t _{SCP_PW_ENZ}	SCPENZ inactive pulse width (high level)	1			1/f _{SCPCLk}
t _{r_SCP}	Rise time for SCP signals			200	ns
t _{f_SCP}	Fall time for SCP signals			200	ns
LVDS INTERFACE					
f _{CLOCK}	Clock frequency for LVDS interface (all channels), DCLK ⁽⁷⁾		320	330	MHz
V _{ID}	Input differential voltage (absolute difference) ⁽⁸⁾	100	400	600	mV
V _{CM}	Common mode voltage ⁽⁸⁾		1200		mV
V _{LVDS}	LVDS voltage ⁽⁸⁾	0		2000	mV
t _r	Rise time (20% to 80%)	100		400	ps
t _r	Fall time (80% to 20%)	100		400	ps
t _{LVDS_RSTZ}	Time required for LVDS receivers to recover from PWRDNZ			10	ns
Z _{IN}	Internal differential termination resistance	95		105	Ω
ENVIRONMENTAL					
т	Array temperature, long-term operational ⁽⁹⁾ (10) (11)	10		40 to 70 ⁽¹²⁾	°C
T _{ARRAY}	Array temperature, short-term operational 500 hr max ⁽¹⁰⁾ (13)	0		10	°C
T _{WINDOW}	Window temperature – operational ⁽¹⁴⁾	-		85	°C

5.4 Recommended Operating Conditions (continued)

Over operating free-air temperature range (unless otherwise noted). The functional performance of the device specified in this data sheet is achieved when operating the device within the limits defined by this table. No level of performance is implied when operating the device above or below these limits.

		MIN	NOM MAX	UNIT
T _{IDELTA}	Absolute temperature delta between any point on the window edge and the ceramic test point TP1 ⁽¹⁵⁾		20	°C
T _{DP-AVG}	Average dew point temperature (non-condensing) ⁽¹⁶⁾		28	3°C
T _{DP-ELR}	Elevated dew point temperature range (non-condensing) ⁽¹⁷⁾	28	30	°C
CT _{ELR}	Cumulative time in elevated dew point temperature range		24	1 Months
SOLID STATE ILLUM	INATION			
ILL _{UV}	Illumination power at wavelengths < 410nm ⁽⁹⁾ (19)		10	mW/cm2
ILL _{VIS}	Illumination power at wavelengths ≥ 410nm and ≤ 800nm (18) (19)		23.	7 W/cm2
ILL _{IR}	Illumination power at wavelengths > 800nm ⁽¹⁹⁾		10	mW/cm2
ILL _{BLU}	Illumination power at wavelengths ≥ 410nm and ≤ 475nm ⁽¹⁸⁾ (19)		7.5	5 W/cm2
ILL _{BLU1}	Illumination power at wavelengths ≥ 410nm and ≤ 440nm ⁽¹⁸⁾ (19)		1.:	W/cm2
LAMP ILLUMINATION	l			
ILL _{UV}	Illumination power at wavelengths < 395nm ⁽⁹⁾ (19)		2.0	mW/cm2
ILL _{VIS}	Illumination power at wavelengths ≥ 395nm and ≤ 800nm ⁽¹⁸⁾ (19)		23.	7 W/cm2
ILL _{IR}	Illumination power at wavelengths > 800nm ⁽¹⁹⁾		10	mW/cm2

- (1) All voltages are referenced to common ground V_{SS}. V_{BIAS}, V_{CC}, V_{OFFSET}, and V_{RESET} power supplies are all required for proper DMD operation. V_{SS} must also be connected.
- (2) V_{OFFSET} supply transients must fall within specified max voltages.
- (3) To prevent excess current, the supply voltage delta |V_{CCI} V_{CC}| must be less than the specified limit. See Section 8.
- (4) PWRDNZ input pin resets the SCP and disables the LVDS receivers. PWRDNZ input pin overrides SCPENZ input pin and tristates the SCPDO output pin.
- (5) The SCP clock is a gated clock. Duty cycle shall be 50% ± 10%. SCP parameter is related to the frequency of DCLK.
- (6) See Figure 5-2.
- (7) See LVDS Timing Requirements in Section 5.7 and Figure 5-5.
- (8) Refer to Figure 5-7, Figure 5-8, and Figure 5-9.
- (9) Simultaneous exposure of the DMD to the maximum Section 5.4 for temperature and UV illumination reduces device lifetime.
- (10) The array temperature cannot be measured directly and must be computed analytically from the temperature measured at test point 1 (TP1) shown in Figure 6-1 and the package thermal resistance using the calculation in Section 6.4.
- (11) Long-term is defined as the usable life of the device.
- (12) Per Figure 5-1, the maximum operational array temperature should be derated based on the micromirror landed duty cycle that the DMD experiences in the end application. See Section 6.6 for a definition of micromirror landed duty cycle.
- (13) Short-term is defined as cumulative time over the usable life of the device.
- (14) The locations of thermal test points TP2, TP3, TP4, and TP5 in Figure 6-1 are intended to measure the highest window edge temperature. For most applications, the locations shown are representative of the highest window edge temperature. If a particular application causes additional points on the window edge to be at a higher temperature, test points should be added to those locations.
- (15) Temperature delta is the highest difference between the ceramic test point 1 (TP1) and anywhere on the window edge as shown in Figure 6-1. The window test points TP2, TP3, TP4, and TP5 shown in Figure 6-1 are intended to result in the worst-case delta temperature. If a particular application causes another point on the window edge to result in a larger delta in temperature, that point should be used
- (16) The average over time (including storage and operating) that the device is not in the "elevated dew point temperature range."
- (17) Exposure to dew point temperatures in the elevated range during storage and operation should be limited to less than a total cumulative time of CT_{ELR}.
- (18) The maximum allowable optical power incident on the DMD is limited by the maximum optical power density for each wavelength range specified and the micromirror array temperature (T_{ARRAY}).
- (19) To calculate see Section 6.5.






Figure 5-1. Maximum Recommended DMD Temperature—Derating Curve

5.5 Thermal Information

	DLP550JE		
THERMAL METRIC	FYA PACKAGE	UNIT	
	149 PINS		
Thermal resistance, active array to test point 1 (TP1) ⁽¹⁾	0.60	°C/W	

(1) The DMD is designed to conduct absorbed and dissipated heat to the back of the package. The cooling system must be capable of maintaining the package within the temperature range specified in the Section 5.4.

The total heat load on the DMD is largely driven by the incident light absorbed by the active area; although other contributions include light energy absorbed by the window aperture and electrical power dissipation of the array.

Optical systems should be designed to minimize the light energy falling outside the window clear aperture since any additional thermal load in this area can significantly degrade the reliability of the device.



5.6 Electrical Characteristics

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{OH}	High-level output voltage	$V_{CC} = 3.0V, I_{OH} = -20mA$	2.4			V
V _{OL}	Low-level output voltage	V _{CC} = 3.6V, I _{OL} = 15mA			0.4	V
I _{OZ}	High impedance output current	V _{CC} = 3.6V			10	μA
I _{IL}	Low-level input current	V _{CC} = 3.6V, V _I = 0V			-60	μA
I _{IH}	High-level input current ⁽¹⁾	$V_{CC} = 3.6V, V_{I} = V_{CC}$			200	μA
I _{CC}	Current into V _{CC} pin	V _{CC} = 3.6V			531	mA
I _{CCI}	Current into V _{CC1} pin ⁽²⁾	V _{CCI} = 3.6V			374	mA
I _{OFFSET}	Current into V _{OFFSET} pin	V _{OFFSET} = 8.75V			25	mA
Z _{IN}	Internal Differential Impedance		95		105	Ω
Z _{LINE}	Line Differential Impedance (PWB or Trace)		90	100	110	Ω
Cı	Input capacitance ⁽¹⁾	f = 1MHz			10	pF
Co	Output capacitance ⁽¹⁾	f = 1MHz			10	pF
C _{IM}	Input capacitance for MBRST[0:15] pins	f = 1MHz	160		210	pF

⁽¹⁾ Applies to LVCMOS pins only. Excludes LVDS pins and test pad pins

5.7 Timing Requirements

Over operating free-air temperature range (unless otherwise noted).

		MIN	NOM	MAX	UNIT
LVDS (1)					
t _c	Clock Cycle for DLCK_A	3.03			ns
t _c	Clock Cycle for DCLKC_B	3.03			ns
t _w	Pulse Duration DCLK_A	1.36	1.52		ns
t _w	Pulse Duration for DCLK_B	1.36	1.52		ns
t _{SU}	Setup Time, D_A[0:15] before DCLK_A	0.35			ns
t _{SU}	Setup Time, D_B[0:15] before DCLK_B	0.35			ns
t _{SU}	Setup Time, SCTRL_A before DCLK_A	0.35			ns
t _{SU}	Setup Time, SCTRL_B before DCLK_B	0.35			ns
t _H	Hold Time, D_A[0:15] after DCLK_A	0.35			ns
t _H	Hold Time, D_B[0:15] after DCLK_B	0.35			ns
t _H	Hold Time, SCTRL_A after DCLK_A	0.35			ns
t _H	Hold Time, SCTRL_B after DCLK_B	0.35			ns
t _{skew}	Channel B relative to Channel A ⁽²⁾ (3)	-1.51		1.51	ns

⁽¹⁾ See Figure 5-5 for timing requirements for LVDS.

⁽²⁾ To prevent excess current, the supply voltage change |V_{CCI} - V_{CC}| must be less than specified limits listed in the recommended operating conditions.

⁽²⁾ Channel A (Bus A) includes the following LVDS pairs: DCLK_AN and DCLK_AP, SCTRL_AN and SCTRL_AP, D_AN(15:0) and D_AP(15:0).

⁽³⁾ Channel B (Bus B) includes the following LVDS pairs: DCLK_BN and DCLK_BP, SCTRL_BN and SCTRL_BP, D_BN(15:0) and D_BP(15:0).







Figure 5-2. SCP Timing Parameters



Refer to Section 4 for list of LVDS pins and SCP pins.

Figure 5-3. Rise Time and Fall Time




Figure 5-4. Test Load Circuit for Output Propagation Measurement



For output timing analysis, the tester pin electronics and its transmission line effects must be taken into account. System design should use IBIS or other simulation tools to correlate the timing reference load to a system environment. See Figure 5-4.




Figure 5-5. Timing Requirements





Figure 5-6. Serial Communications Bus Waveform Requirements






Refer to LVDS Interface section of Section 5.4.

Refer to Section 4 for list of LVDS pins.

Figure 5-7. LVDS Voltage Definitions (References)




Not to scale

Refer to LVDS Interface section of the Section 5.4.

Figure 5-8. LVDS Voltage Parameter





Refer to LVDS Interface section of the Section 5.4.

Refer to Section 4 for list of LVDS pins.

Figure 5-9. LVDS Equivalent Input Circuit

5.8 Window Characteristics

PARAMETER	MIN	NOM
Window material		Corning Eagle XG
Window refractive index at wavelength 546.1 nm		1.5119
Window Transmittance, minimum within the wavelength range 420–680nm. Applies to all angles 0°–30° AOI.	97%	
Window Transmittance, average over the wavelength range 420–680nm. Applies to all angles 30°–45° AOI.	97%	

- (1) Single-pass through both surfaces and glass.
- (2) Angle of incidence (AOI) is the angle between an incident ray and the normal to a reflecting or refracting surface.

5.9 System Mounting Interface Loads

PARAMETER	MIN	NOM	MAX	UNIT
Condition 1:				
Thermal Interface area ⁽¹⁾			11.3	kg
Electrical Interface area ⁽¹⁾			11.3	kg
Condition 2:				
Thermal Interface area ⁽¹⁾			0	kg
Electrical Interface area ⁽¹⁾			22.6	kg

(1) Uniformly distributed within the area shown in Figure 5-10

.

Submit Document Feedback




Figure 5-10. System Interface Loads

5.10 Micromirror Array Physical Characteristics

PARAMET	VALUE	UNIT		
Number of active columns ⁽¹⁾	M	1024	mioromirroro	
Number of active rows ⁽¹⁾	N	768	micromirrors	
Micromirror (pixel) pitch ⁽¹⁾	Р	10.8	μm	
Micromirror active array width ⁽¹⁾	Micromirror pitch × number of active columns	11.059	mm	
Micromirror active array height (1)	Micromirror pitch × number of active columns	8.294	mm	
Micromirror active array border ⁽²⁾	Pond of Micromirror (POM)	10	micromirrors/side	


⁽¹⁾ See Figure 5-11.

Copyright © 2024 Texas Instruments Incorporated

Submit Document Feedback

⁽²⁾ The structure and qualities of the border around the active array includes a band of partially functional micromirrors referred to as the Pond Of Mirrors (POM). These micromirrors are structurally and/or electrically prevented from tilting toward the bright or ON state, but still require an electrical bias to tilt toward OFF.





Refer to the Section 5.10 for M, N, and P specifications.

Figure 5-11. Micromirror Array Physical Characteristics


Submit Document Feedback



5.11 Micromirror Array Optical Characteristics

PARAMETER		TEST CONDITION	MIN	NOM	MAX	UNIT
Micromirror tilt angle, variation device to device (2) (3) (4) (5)		Landed State ⁽¹⁾	11	12	13	degrees
	Bright pixel(s) in active area ⁽⁷⁾	Gray 10 screen ⁽¹⁰⁾			0	
	Bright pixel(s) in the POM ⁽⁷⁾ (9)	Gray 10 screen ⁽¹⁰⁾			1	
Image performance ⁽⁶⁾	Dark pixel(s) in the active area ⁽⁸⁾	White screen ⁽¹¹⁾			4	micromirrors
	Adjacent pixel(s)(12)	Any screen			0	
	Unstable pixel(s) in active area ⁽¹³⁾	Any screen			0	

- (1) Measured relative to the plane formed by the overall micromirror array.
- (2) Additional variation exists between the micromirror array and the package datums.
- (3) This represents the variation that can occur between any two individual micromirrors, locaed on the same device or located on different devices.
- (4) For some applications it is critical to account for the micromirror tilt angle variation in the overall system optical design. With some system optical designs the micromirror tilt angle variations within a device may result in perceivable non-uniformities in the light field reflected from the micromirror array. With some system optical designs the micromirror tilt angle variation between devices may result in colorimetry variations, system efficiency variations, or system contrast variations.
- (5) See figure Figure 5-12.
- (6) Conditions of acceptance. All DMD image performance returns are evaluated using the following projected image test conditions:
 - Test set degamma shall be linear.
 - · Test set brightness and contrast shall be set to nominal.
 - The diagonal size of the projected image shall be a minimum of 60 inches.
 - The projections screen shall be a 1x gain.
 - The projected image shall be inspected from an 8 foot minimum viewing distance.
 - · The image shall be in focus during all image performance tests.
- (7) Bright pixel definition: a single pixel or mirror that is stuck in the ON position and is visibly brighter than the surrounding pixels.
- (8) Dark pixel definition: a single pixel or mirror that is stuck in the OFF position and is visibly darker than the surrounding pixels.
- (9) POM definition: The rectangular border of off-state mirrors surrounding the active area.
- (10) Gray 10 screen definition: A full screen with RGB values set to R=10/255, G=10/255, B=10/255.
- (11) White screen definition: A full screen with RGB values set to R=255/255, G=255/255, B=255/255.
- (12) Adjacent pixel definition: Two or more stuck pixels sharing a common border or common point. Also referred to as a cluster.
- (13) Unstable pixel definition: A single pixel or mirror that does not operate in sequence with parameters loaded into memory. The unstable pixel appears to be flickering asynchronously with the image.



Refer to section Micromirror Array Physical Characteristics table for M, N, and P specifications.

Figure 5-12. Micromirror Landed Orientation and Tilt



5.12 Chipset Component Usage Specification

Reliable function and operation of the DLP550JE DMD requires that it be used in conjunction with the other components of the applicable DLP chipset, including those components that contain or implement TI DMD control technology. TI DMD control technology consists of the TI technology and devices used for operating or controlling a DLP DMD.

Product Folder Links: *DLP550JE*

6 Detailed Description

6.1 Overview

The DLP550JE is a 0.55-inch diagonal spatial light modulator which consists of an array of highly reflective aluminum micromirrors. Pixel array size and square grid pixel arrangement are shown in Figure 5-11.

The DMD is an electrical input, optical output micro-electrical-mechanical system (MEMS). The electrical interface is Low Voltage Differential Signaling (LVDS), Double Data Rate (DDR).

The DLP550JE DMD consists of a two-dimensional array of 1-bit CMOS memory cells. The array is organized in a grid of *M* memory cell columns by *N* memory cell rows.

The positive or negative deflection angle of the micromirrors can be individually controlled by changing the address voltage of underlying CMOS addressing circuitry and micromirror reset signals (MBRST).

Each cell of the $M \times N$ memory array drives its true and complement ('Q' and 'QB') data to two electrodes underlying one micromirror, one electrode on each side of the diagonal axis of rotation. The micromirrors are electrically tied to the micromirror reset signals (MBRST) and the micromirror array is divided into reset groups.

Electrostatic potentials between a micromirror and its memory data electrodes cause the micromirror to tilt toward the illumination source in a DLP projection system or away from it, thus reflecting its incident light into or out of an optical collection aperture. The positive (+) tilt angle state corresponds to an 'on' pixel, and the negative (–) tilt angle state corresponds to an 'off' pixel.

Refer to *Micromirror Array Optical Characteristics* for the ± tilt angle specifications. Refer to the *Pin Configuration and Functions* for more information on micromirror clocking pulse (reset) control.

Copyright © 2024 Texas Instruments Incorporated

Submit Document Feedback



6.2 Feature Description

6.2.1 Power Interface

The DMD requires three DC voltages: DMD_P3P3V, V_{OFFSET}, and MBRST. DMD_P3P3V is created by the DLPA100 power and motor driver and the DLPA200 DMD micromirror driver. Both the DLPA100 and DLPA200 create the main DMD voltages, as well as powering various peripherals (TMP411, I²C, and TI level translators). DMD_P3P3V provides the V_{CC} voltage required by the DMD. V_{OFFSET} (8.5V) and MBRST are made by the DLPA200 and are supplied to the DMD to control the micromirrors.

6.2.2 Timing

The data sheet provides timing analysis as measured at the device pin. For output timing analysis, the tester pin electronics and its transmission line effects must be considered. Figure 5-4 shows an equivalent test load circuit for the output under test. Timing reference loads are not intended as a precise representation of any particular system environment or depiction of the actual load presented by a production test. TI suggests that system designers use IBIS or other simulation tools to correlate the timing reference load to a system environment. The load capacitance value stated is only for the characterization and measurement of AC timing signals. This load capacitance value does not indicate the maximum load the device is capable of driving.

6.3 Optical Interface and System Image Quality Considerations

TI assumes no responsibility for end-equipment optical performance. Achieving the desired end-equipment optical performance involves making trade-offs between numerous component and system design parameters. System optical performance and image quality strongly relate to optical system design parameter trade-offs. Although it is not possible to anticipate every conceivable application, projector image quality and optical performance is contingent on compliance with the optical system operating conditions described in the following sections.

6.3.1 Numerical Aperture and Stray Light Control

The angle defined by the numerical aperture of the illumination and projection optics at the DMD optical area should be the same. This angle should not exceed the nominal device mirror tilt angle unless appropriate apertures are added in the illumination and/or projection pupils to block out flat-state and stray light from the projection lens. The mirror tilt angle defines DMD capability to separate the "ON" optical path from any other light path, including undesirable flat-state specular reflections from the DMD window, DMD border structures, or other system surfaces near the DMD such as prism or lens surfaces. If the numerical aperture exceeds the mirror tilt angle, or if the projection numerical aperture angle is more than two degrees larger than the illumination numerical aperture angle (and vice versa), contrast degradation, and objectionable artifacts in the display's border and/or active area could occur.

6.3.2 Pupil Match

TI's optical and image quality specifications assume that the exit pupil of the illumination optics is nominally centered within 2° of the entrance pupil of the projection optics. Misalignment of pupils can create objectionable artifacts in the display's border and/or active area, which may require additional system apertures to control, especially if the numerical aperture of the system exceeds the pixel tilt angle.

6.3.3 Illumination Overfill

The active area of the device is surrounded by an aperture on the inside DMD window surface that masks structures of the DMD chip assembly from normal view, and is sized to anticipate several optical operating conditions. Overfill light illuminating the window aperture can create artifacts from the edge of the window aperture opening and other surface anomalies that may be visible on the screen. The illumination optical system should be designed to limit light flux incident anywhere on the window aperture from exceeding approximately 10% of the average flux level in the active area. Depending on the particular system's optical architecture, overfill light may have to be further reduced below the suggested 10% level in order to be acceptable.



6.4 Micromirror Array Temperature Calculation




Figure 6-1. Thermal Test Point Location

6.4.1 Micromirror Array Temperature Calculation

Micromirror array temperature cannot be measured directly, therefore it must be computed analytically from measurement points on the outside of the package, the package thermal resistance, the electrical power, and the illumination heat load. The following equations show the relationship between array temperature and the reference ceramic temperature, thermal test TP1 Figure 6-1 shown above:

$$T_{ARRAY} = T_{CERAMIC} + (Q_{ARRAY} \times R_{ARRAY-TO-CERAMIC})$$

$$Q_{ARRAY} = Q_{ELECTRICAL} + Q_{ILLUMINATION}$$

where

- T_{ARRAY} = Computed array temperature (°C)
- T_{CERAMIC} = Measured ceramic temperature (°C), TP1 Figure 6-1
- R_{ARRAY-TO-CERAMIC} = Thermal resistance of package specified in *Thermal Information* from array to ceramic TP1 Figure 6-1 (°C/W)
- Q_{ARRAY} = Total DMD Power (electrical + absorbed) on array (W)



- Q_{ELECTRICAL} = Nominal electrical power (W)
- Q_{INCIDENT} = Incident illumination optical power (W)
- Q_{ILLUMINATION} = (DMD average thermal absorptivity × Q_{INCIDENT} (W)
- DMD average thermal absorptivity = 0.44

The electrical power dissipation of the DMD is variable and depends on the voltages, data rates, and operating frequencies. A nominal electrical power dissipation to use when calculating array temperature is 1.4W. The absorbed optical power from the illumination source is variable and depends on the operating state of the micromirrors and the intensity of the light source. The equations shown above are valid for a single chip or multichip DMD system. It assumes an illumination distribution of 83.7% on the active array and 16.3% on the array border.

The sample calculation for a typical projection application is as follows:

```
Q<sub>INCIDENT</sub> = 25W (measured)
T<sub>CERAMIC</sub>= 55° (measured)
Q<sub>ELECTRICAL</sub> = 1.4W
Q_{ARRAY} = 1.4W + (0.44 \times 25W) = 12.4W
T_{ARRAY} = 55^{\circ}C + (12.4W \times 0.60^{\circ}C/W) = 62.4^{\circ}C
```

6.5 Micromirror Power Density Calculation

The calculation of the optical power density of the illumination on the DMD in the different wavelength bands uses the total measured optical power on the DMD, percent illumination overfill, area of the active array, and ratio of the spectrum in the wavelength band of interest to the total spectral optical power.

- ILL_{UV} = [OP_{UV-RATIO} × Q_{INCIDENT}] × 1000mW/W ÷ A_{ILL} (mW/cm²)
- ILL_{VIS} = [OP_{VIS-RATIO} × Q_{INCIDENT}] ÷ A_{ILL} (W/cm²)
- ILL_{IR} = [OP_{IR-RATIO} × Q_{INCIDENT}] × 1000mW/W ÷ A_{ILL} (mW/cm²)
- ILL_{BLU} = [OP_{BLU-RATIO} × Q_{INCIDENT}] ÷ A_{ILL} (W/cm²)
- ILL_{BLU1} = [OP_{BLU1-RATIO} × Q_{INCIDENT}] ÷ A_{ILL} (W/cm²)
- $A_{ILL} = A_{ARRAY} \div (1 OV_{ILL}) (cm^2)$

where:

- ILL_{LIV} = UV illumination power density on the DMD (mW/cm²)
- ILL_{VIS} = VIS illumination power density on the DMD (W/cm²)
- ILL_{IR} = IR illumination power density on the DMD (mW/cm²)
- ILL_{BLU} = BLU illumination power density on the DMD (W/cm²)
- ILL_{BI II1} = BLU1 illumination power density on the DMD (W/cm²)
- A_{ILL} = illumination area on the DMD (cm²)
- Q_{INCIDENT} = total incident optical power on DMD (W) (measured)
- A_{ARRAY} = area of the array (cm²) (data sheet)
- OV_{ILL} = percent of total illumination on the DMD outside the array (%) (optical model)
- OP_{UV-RATIO} = ratio of the optical power for wavelengths <410nm to the total optical power in the illumination spectrum (spectral measurement)

Product Folder Links: DLP550JE

Submit Document Feedback

www.ti.com

- OP_{VIS-RATIO} = ratio of the optical power for wavelengths ≥410 and ≤800nm to the total optical power in the illumination spectrum (spectral measurement)
- OP_{IR-RATIO} = ratio of the optical power for wavelengths >800nm to the total optical power in the illumination spectrum (spectral measurement)
- OP_{BLU-RATIO} = ratio of the optical power for wavelengths ≥410 and ≤475nm to the total optical power in the illumination spectrum (spectral measurement)
- OP_{BLU1-RATIO} = ratio of the optical power for wavelengths ≥410 and ≤440nm to the total optical power in the illumination spectrum (spectral measurement)

The illumination area varies and depends on the illumination overfill. The total illumination area on the DMD is the array area and overfill area around the array. The optical model is used to determine the percent of the total illumination on the DMD that is outside the array (OV_{ILL}) and the percent of the total illumination that is on the active array. From these values the illumination area (A_{ILL}) is calculated. The illumination is assumed to be uniform across the entire array.

From the measured illumination spectrum, the ratio of the optical power in the wavelength bands of interest to the total optical power is calculated.

Sample calculation:

```
\begin{aligned} &Q_{INCIDENT} = 25W \text{ (measured)} \\ &A_{ARRAY} = (11.0592\text{mm} \times 8.2944\text{mm}) \div 100\text{mm}^2/\text{cm}^2 = 0.9173\text{cm}^2 \text{ (data sheet)} \\ &OV_{ILL} = 16.3\% \text{ (optical model)} \\ &OP_{UV\text{-RATIO}} = 0.00017 \text{ (spectral measurement)} \\ &OP_{US\text{-RATIO}} = 0.99977 \text{ (spectral measurement)} \\ &OP_{IR\text{-RATIO}} = 0.00006 \text{ (spectral measurement)} \\ &OP_{BLU\text{-RATIO}} = 0.28100 \text{ (spectral measurement)} \\ &OP_{BLU\text{-RATIO}} = 0.03200 \text{ (spectral measurement)} \\ &A_{ILL} = 0.9173\text{cm}^2 \div (1 - 0.163) = 1.0959\text{cm}^2 \\ &ILL_{UV} = [0.00017 \times 25W] \times 1000\text{mW/W} \div 1.0959\text{cm}^2 = 3.878\text{mW/cm}^2 \\ &ILL_{VIS} = [0.99977 \times 25W] \div 1.0959\text{cm}^2 = 22.81\text{W/cm}^2 \\ &ILL_{IR} = [0.00006 \times 25W] \times 1000\text{mW/W} \div 1.0959\text{cm}^2 = 1.369\text{mW/cm}^2 \\ &ILL_{BLU} = [0.28100 \times 25W] \div 1.0959\text{cm}^2 = 6.41\text{W/cm}^2 \\ &ILL_{BLU} = [0.03200 \times 25W] \div 1.0959\text{cm}^2 = 0.73\text{W/cm}^2 \end{aligned}
```

6.6 Micromirror Landed-on/Landed-Off Duty Cycle

6.6.1 Definition of Micromirror Landed-On/Landed-Off Duty Cycle

The micromirror landed-on/landed-off duty cycle (landed duty cycle) denotes the amount of time (as a percentage) that an individual micromirror is landed in the On–state versus the amount of time the same micromirror is landed in the Off–state.

As an example, a landed duty cycle of 100/0 indicates that the referenced pixel is in the On-state 100% of the time (and in the Off-state 0% of the time); whereas 0/100 would indicate that the pixel is in the Off-state 100% of the time. Likewise, 50/50 indicates that the pixel is On 50% of the time and Off 50% of the time.

Note that when assessing landed duty cycle, the time spent switching from one state (ON or OFF) to the other state (OFF or ON) is considered negligible and is thus ignored.

Since a micromirror can only be landed in one state or the other (On or Off), the two numbers (percentages) always add to 100.

6.6.2 Landed Duty Cycle and Useful Life of the DMD

Knowing the long-term average landed duty cycle (of the end product or application) is important because subjecting all (or a portion) of the DMD's micromirror array (also called the active array) to an asymmetric landed duty cycle for a prolonged period of time can reduce the DMD's usable life.

Note that it is the symmetry/asymmetry of the landed duty cycle that is of relevance. The symmetry of the landed duty cycle is determined by how close the two numbers (percentages) are to being equal. For example, a landed duty cycle of 50/50 is perfectly symmetrical whereas a landed duty cycle of 100/0 or 0/100 is perfectly asymmetrical.

6.6.3 Landed Duty Cycle and Operational DMD Temperature

Operational DMD Temperature and Landed Duty Cycle interact to affect the DMD's usable life, and this interaction can be exploited to reduce the impact that an asymmetrical Landed Duty Cycle has on the DMD's usable life. This is quantified in the de-rating curve shown in Figure 5-1. The importance of this curve is that:

- · All points along this curve represent the same usable life.
- All points above this curve represent lower usable life (and the further away from the curve, the lower the usable life).
- All points below this curve represent higher usable life (and the further away from the curve, the higher the usable life).

In practice, this curve specifies the maximum operating DMD Temperature at a given long-term average Landed Duty Cycle.

6.6.4 Estimating the Long-Term Average Landed Duty Cycle of a Product or Application

During a given period of time, the Landed Duty Cycle of a given pixel follows from the image content being displayed by that pixel.

For example, in the simplest case, when displaying pure-white on a given pixel for a given time period, that pixel will experience a 100/0 Landed Duty Cycle during that time period. Likewise, when displaying pure-black, the pixel will experience a 0/100 Landed Duty Cycle.

Between the two extremes (ignoring for the moment color and any image processing that may be applied to an incoming image), the Landed Duty Cycle tracks one-to-one with the gray scale value, as shown in Table 6-1.

Table 6-1. Grayscale Value and Landed Duty Cycle

GRAYSCALE VALUE	LANDED DUTY CYCLE
0%	0/100
10%	10/90
20%	20/80
30%	30/70
40%	40/60
50%	50/50
60%	60/40
70%	70/30
80%	80/20



Table 6-1. Grayscale Value and Landed Duty Cycle (continued)

GRAYSCALE VALUE	LANDED DUTY CYCLE
90%	90/10
100%	100/0



Accounting for color rendition (but still ignoring image processing) requires knowing both the color intensity (from 0% to 100%) for each constituent primary color (red, green, and/or blue) for the given pixel as well as the color cycle time for each primary color, where "color cycle time" is the total percentage of the frame time that a given primary must be displayed in order to achieve the desired white point.

During a given period of time, the landed duty cycle of a given pixel can be calculated as follows:

where

• Red_Cycle_%, Green_Cycle_%, and Blue_Cycle_%, represent the percentage of the frame time that Red, Green, and Blue are displayed (respectively) to achieve the desired white point.

For example, assume that the red, green, and blue color cycle times are 50%, 20%, and 30% respectively (in order to achieve the desired white point), then the Landed Duty Cycle for various combinations of red, green, and blue color intensities would be as shown in Table 6-2.

Table 6-2. Example Landed Duty Cycle for Full-Color

Red Cycle Percentage 50%	Green Cycle Percentage 20%	Blue Cycle Percentage 30%	Landed Duty Cycle	
Red Scale Value	Green Scale Value	Blue Scale Value		
0%	0%	0%	0/100	
100%	0%	0%	50/50	
0%	100%	0%	20/80	
0%	0%	100%	30/70	
12%	0%	0%	6/94	
0%	35%	0%	7/93	
0%	0%	60%	18/82	
100%	100%	0%	70/30	
0%	100%	100%	50/50	
100%	0%	100%	80/20	
12%	35%	0%	13/87	
0%	35%	60%	25/75	
12%	0%	60%	24/76	
100%	100%	100%	100/0	

Product Folder Links: DLP550JE

7 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

7.1 Application Information

Texas Instruments DLP technology is a micro-electromechanical system (MEMS) technology that modulates light using a digital micromirror device (DMD). The DMD is a spatial light modulator, which reflects incoming light from an illumination source to one of two directions, either towards the projection optics or the collection optics. The large micromirror array size and ceramic package provide great thermal performance for bright display applications. Typical applications using the DLP550JE include digital signage, educational projectors, and business projector.

The following orderables have been replaced by the DLP550JE.

Device Information

PART NUMBER	PACKAGE	PACKAGE SIZE	MECHANICAL ICD
DLP550JET	FYA (149)	32.20mm × 22.30mm	2512194
1076-6434B	FYA (149)	32.20mm × 22.30mm	2512194
1076-6438B	FYA (149)	32.20mm × 22.30mm	2512194
1076-6439B	FYA (149)	32.20mm × 22.30mm	2512194
1076-643AB	FYA (149)	32.20mm × 22.30mm	2512194

7.2 Typical Application

The DLP550JE digital micromirror device (DMD), combined with a DLPC4420 (or DLPC4430) digital controller, DLPA100 power management, and a DLPA200 power management device, provides XGA resolution for bright, colorful display applications. A typical display system using the DLP550JE and additional system components is shown in Figure 7-1.

Copyright © 2024 Texas Instruments Incorporated

Submit Document Feedback






Figure 7-1. Typical DLPC4430 Application (LED Top, LPCW Bottom)

7.2.1 Design Requirements

The DLP550JE projection system is created by using the DMD chipset, including the DLP550JE, DLPC4420, DLPA100, and the DLPA200. The DLP550JE is used as the core imaging device in the display system and contains a 0.55-inch array of micromirrors. The DLPC4420 controller is the digital interface between the DMD and the rest of the system, taking digital input from front end receiver that converts the data from the source and using the converted data for driving the DMD over a high speed interface. The DLPA100 power management

Submit Document Feedback



device provides voltage regulators for the controller and illumination functionality. The DLPA200 provides the power and sequencing to drive the DLP550JE.

Other core components of the display system include an illumination source, an optical engine for the illumination and projection optics, other electrical and mechanical components, and software. The illumination source options include a lamp, LED, laser, or laser phosphor. The type of illumination used and desired brightness will have a major effect on the overall system design and size.

7.2.2 Detailed Design Procedure

For connecting the DLPC4420 display controller and the DLP550JE DMD, see the reference design schematic. For a complete DLP system, an optical module or light engine is required that contains the DLP550JE DMD, associated illumination sources, optical elements, and necessary mechanical components. The optical module is typically supplied by an OMM (optical module manufacturer) who specializes in designing optics for DLP projectors.

To ensure reliable operation, the DLP550JE DMD must always be used with the DLPC4420 display controller, a DLPA100 PMIC driver, and a DLPA200 DMD micromirror driver.

Copyright © 2024 Texas Instruments Incorporated

Submit Document Feedback



8 Power Supply Recommendations

8.1 DMD Power-Up and Power-Down Procedures

The DLP550JE power-up and power-down procedures are defined by the DLPC4430 data sheet. The power supply guidelines are defined in the *DLPA200 DMD Micromirror Driver Data Sheet*. These procedures must be followed to ensure reliable operation of the device.

CAUTION

For reliable operation of the DMD, the following power supply sequencing requirements must be followed. Failure to adhere to the prescribed power-up and power-down procedures may affect device reliability. V_{CC} , V_{CCI} , V_{OFFSET} , and V_{MBRST} power supplies have to be coordinated during power-up and power-down operations. V_{SS} must also be connected. Failure to meet any of these requirements results in a significant reduction in the DMD's reliability and lifetime.

Copyright © 2024 Texas Instruments Incorporated Product Folder Links: *DLP550JE*

9 Device and Documentation Support

9.1 Device Support

9.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

9.1.2 Device Nomenclature



Figure 9-1. Device Number Description

9.1.3 Device Markings

The device marking includes both human-readable information and a 2-dimensional matrix code. The human readable information is described in Figure 9-2. The 2-dimensional matrix code is an alpha-numeric character string that contains the DMD part number, Part 1 of Serial Number, and Part 2 of Serial Number. The first character of the DMD Serial Number (part 1) is the manufacturing year. The second character of the DMD Serial Number (part 1) is the manufacturing month. The last character of the DMD Serial Number (part 2) is the bias voltage bin letter.

Example: *1076-643AB GHXXXXX LLLLLLM




Figure 9-2. DMD Marking (Device Top View)

9.2 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.



Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

9.2.1 Related Documentation

The following documents contain additional information related to the chipset components used with the DLP550JE.

- DLPC4430 Display Controller Data Sheet
- DLPC4420 Display Controller Data Sheet
- DLPA100 Power and Motor Driver Data Sheet
- DLPA200 Power and Motor Driver Data Sheet

9.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on Notifications to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

DLP® is a registered trademark of Texas Instruments.

All trademarks are the property of their respective owners.

9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

hanges from Revision B (February 2023) to Revision C (December 2024) Updated the main controller to DLPC4420 throughout document Updated DLP550JE Simplified Application Added DLPC4420 as supported display controller Added links to DLP Products third-party search tools, and Getting Started With TI DLP Display Technology Added sections SOLID STATE ILLUMINATION and LAMP ILLUMINATION to Recommended Operating Conditions table Expanded and updated table Micromirror Array Optical Characteristics Changed Micromirror Array Temperature Calculation Added section Micromirror Power Density Calculation Changed the orderables to show as replaced by the DLP550JE				
Updated the main controller to DLPC4420 throughout document	1			
Updated DLP550JE Simplified Application	1			
· Added links to DLP Products third-party search tools, and Getting Started With TI DLP D	isplay Technology1			
· Added sections SOLID STATE ILLUMINATION and LAMP ILLUMINATION to Recommen	nded Operating			
Conditions table	7			
Expanded and updated table Micromirror Array Optical Characteristics	17			
Changed Micromirror Array Temperature Calculation	<mark>21</mark>			
Added section Micromirror Power Density Calculation	22			
Added links to DLPC4420 and DLPA200 data sheets	32			

Changes from Revision A (September 2022) to Revision B (February 2023)



www.ti.com

•	Updated this section	.27
	Updated controller to DLPC4430, updated the application diagram	
	Updated controller to DLPC4430	
	Updated controller to DLPC4430	

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 7-Oct-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
DLP550JEFYA	Active	Production	CPGA (FYA) 149	33 JEDEC TRAY (5+1)	Yes	NIAU	N/A for Pkg Type	0 to 70	
DLP550JEFYA.B	Active	Production	CPGA (FYA) 149	33 JEDEC TRAY (5+1)	Yes	NIAU	N/A for Pkg Type	0 to 70	

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



www.ti.com 23-May-2025


TRAY





Chamfer on Tray corner indicates Pin 1 orientation of packed units.


*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	Unit array matrix	Max temperature (°C)	ı ' '	W (mm)	Κ0 (μm)	P1 (mm)		CW (mm)	
DLP550JEFYA	FYA	CPGA	149	33	3 x 11	150	315	135.9	12190	27.5	20	27.45	
DLP550JEFYA.B	FYA	CPGA	149	33	3 x 11	150	315	135.9	12190	27.5	20	27.45	









IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated