











CSD75208W1015

SLPS512A -JULY 2014-REVISED MAY 2017

CSD75208W1015 Dual 20-V Common Source P-Channel NexFET™ Power MOSFET

1 Features

- Dual P-Channel MOSFETs
- Common Source Configuration
- Small Footprint 1 mm x 1.5 mm
- Gate-Source Voltage Clamp
- Gate ESD Protection –3 kV
- Pb Free
- · RoHS Compliant
- · Halogen Free


2 Applications


- Battery Management
- Load Switch
- Battery Protection

3 Description

This device is designed to deliver the lowest onresistance and gate charge in the smallest outline possible with excellent thermal characteristics in an ultra-low profile. Low on-resistance coupled with the small footprint and low profile make the device ideal for battery operated space constrained applications.

Top View





Product Summary

T _A = 25°C		TYPICAL VAL	UNIT		
V_{DS}	Drain-to-Source Voltage	Drain-to-Source Voltage –20			
Q_g	Gate Charge Total (-4.5 V)	1.9		nC	
Q_{gd}	Gate Charge Gate-to-Drain	0.23		nC	
R _{DS(on)}		$V_{GS} = -1.8 \text{ V}$	100	mΩ	
	Drain-to-Source On-Resistance	$V_{GS} = -2.5 \text{ V}$	70	mΩ	
		V _{GS} = -4.5 V	56	mΩ	
Rayant		$V_{GS} = -1.8 \text{ V}$	190	mΩ	
	Drain-to-Drain On-Resistance	$V_{GS} = -2.5 \text{ V}$	120	mΩ	
	On resistance	V _{GS} = -4.5 V	90	mΩ	
V _{GS(th)}	Threshold Voltage	-0.8	V		

Ordering Information⁽¹⁾

<u> </u>								
Device	Qty	Media	Package	Ship				
CSD75208W1015	3000	7-Inch Reel	1.0 mm × 1.5 mm	Tape and				
CSD75208W1015T	250	7-Inch Reel	Wafer Level Package	Reel				

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Absolute Maximum Ratings

T _A = 2	5°C	VALUE	UNIT
V_{DS}	Drain-to-Source Voltage	-20	٧
V_{GS}	Gate-to-Source Voltage	-6	٧
	Continuous Drain-to-Drain Current, $T_C = 25^{\circ}C$	-1.6	Α
I _{D1D2}	Pulsed Drain-to-Drain Current, T _C = 25°C ⁽¹⁾	-22	Α
	Continuous Source Pin Current	-3	Α
I _S	Pulsed Source Pin Current ⁽¹⁾ (2)		Α
	Continuous Gate Clamp Current		Α
I _G	Pulsed Gate Clamp Current ⁽¹⁾	-7	Α
P_D	Power Dissipation	0.75	W
T _J , T _{stg}	Operating Junction and Storage Temperature Range	-55 to 150	°C

- (1) Max $R_{\theta JA} = 165^{\circ}$ C/W, pulse duration $\leq 100 \mu s$, duty cycle $\leq 1\%$
- (2) Both devices in parallel

R_{DS(on)} vs V_{GS}






Table of Contents

1 Features 1 2 Applications 1 3 Description 1 4 Revision History 2 5 Specifications 3 5.1 Electrical Characteristics 3 5.2 Thermal Information 3 5.3 Typical MOSFET Characteristics 4 6 Device and Documentation Support 7	6.1 Receiving Notification of Documentation Updates 6.2 Community Resources
--	---

4 Revision History

Cr	nanges from Original (July 2014) to Revision A	Pag
•	Changed Figure 1.	
•	Added Community Resources and Receiving Notification of Documentation Updates sections to Device and	
	Documentation Support.	



5 Specifications

5.1 Electrical Characteristics

 $T_{\Delta} = 25^{\circ}C$ unless otherwise stated

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
STATIC C	CHARACTERISTICS					
BV _{DSS}	Drain-to-Source Voltage	$V_{GS} = 0 \text{ V}, I_{DS} = -250 \mu\text{A}$	-20			V
BV _{GSS}	Gate-to-Source Voltage	$V_{DS} = 0 \text{ V}, I_G = -250 \mu\text{A}$	-6.1		-7.2	V
I _{DSS}	Drain-to-Source Leakage Current	V _{GS} = 0 V, V _{DS} = -16 V			-1	μΑ
I _{GSS}	Gate-to-Source Leakage Current	$V_{DS} = 0 \text{ V}, V_{GS} = -6 \text{ V}$			-100	nA
V _{GS(th)}	Gate-to-Source Threshold Voltage	$V_{DS} = V_{GS}$, $I_{DS} = -250 \mu A$	-0.5	-0.8	-1.1	V
		$V_{GS} = -1.8 \text{ V}, I_D = -1 \text{ A}$		100	150	mΩ
R _{DS(on)}	Drain-to-Source On-Resistance	$V_{GS} = -2.5 \text{ V}, I_D = -1 \text{ A}$		70	88	mΩ
		$V_{GS} = -4.5 \text{ V}, I_D = -1 \text{ A}$		56	68	mΩ
		$V_{GS} = -1.8 \text{ V}, I_{D1D2} = -1 \text{ A}$		190	285	mΩ
R _{D1D2(on)}	Drain-to-Drain On-Resistance	$V_{GS} = -2.5 \text{ V}, I_{D1D2} = -1 \text{ A}$		120	150	mΩ
DYNAMIC C		$V_{GS} = -4.5 \text{ V}, I_{D1D2} = -1 \text{ A}$		90	108	mΩ
9 _{fs}	Transconductance	$V_{DS} = -2 \text{ V}, I_{D} = -1 \text{ A}$		7.5		S
DYNAMIC	CHARACTERISTICS	•	•			
C _{ISS}	Input Capacitance			315	410	pF
C _{OSS}	Output Capacitance	$V_{GS} = 0 \text{ V}, V_{DS} = -10 \text{ V},$ f = 1 MHz		132	172	pF
C _{RSS}	Reverse Transfer Capacitance) = 1 W. 12		7.7	10	pF
Qg	Gate Charge Total (-4.5 V)			1.9	2.5	nC
Q _{gd}	Gate Charge, Gate-to-Drain	V _{DS} = -10 V,		0.23		nC
Q _{gs}	Gate Charge, Gate-to-Source	$I_{DS} = -1 A$		-6.1 -0.5 -0.8 100 70 56 190 120 90 7.5 315 132 7.7 1.9		nC
Q _{g(th)}	Gate Charge at V _{th}			0.31		nC
Q _{OSS}	Output Charge	$V_{DS} = -10 \text{ V}, V_{GS} = 0 \text{ V}$		2.1		nC
t _{d(on)}	Turn On Delay Time			9		ns
t _r	Rise Time	$V_{DS} = -10 \text{ V}, V_{GS} = -4.5 \text{ V},$		5		ns
t _{d(off)}	Turn Off Delay Time	$I_{DS} = -1 \text{ A}, R_G = 0 \Omega$		29		ns
t _f	Fall Time			11		ns
DIODE C	HARACTERISTICS		•		,	
V _{SD}	Diode Forward Voltage	I _{DS} = -1 A, V _{GS} = 0 V		-0.75	-1	V
Q _{rr}	Reverse Recovery Charge	V 40.V L 4.A 37/31 200.A/		4.3		nC
t _{rr}	Reverse Recovery Time	$V_{DD} = -10 \text{ V}, I_F = -1 \text{ A}, di/dt = 200 \text{ A/}\mu\text{s}$		9		ns

5.2 Thermal Information

 $T_A = 25$ °C unless otherwise stated

	THERMAL METRIC	MIN	TYP	MAX	UNIT
$R_{\theta JA}$	Junction-to-Ambient Thermal Resistance (1) (2)	165		°C/W	
	Junction-to-Ambient Thermal Resistance (2) (3)		95		· C/VV


- (1) Device mounted on FR4 material with minimum Cu mounting area
- Measured with both devices biased in a parallel condition.

 Device mounted on FR4 material with 1-inch² (6.45-cm²), 2-oz. (0.071-mm thick) Cu.


Copyright © 2014–2017, Texas Instruments Incorporated

Submit Documentation Feedback






Typ $R_{\theta JA} = 95^{\circ}\text{C/W}$ when mounted on 1 inch² (6.45 cm²) of 2-oz. (0.071-mm thick) Cu.



Typ $R_{\theta JA} = 165^{\circ}\text{C/W}$ when mounted on minimum pad area of 2-oz. (0.071-mm thick) Cu.


5.3 Typical MOSFET Characteristics


(T_A = 25°C unless otherwise stated)





Typical MOSFET Characteristics (continued)








Figure 2. Saturation Characteristics




Figure 3. Transfer Characteristics




Figure 4. Gate Charge

 $I_D = -1 A$

Q_g - Gate Charge (nC)

 $V_{DS} = -10 \text{ V}$




Figure 5. Capacitance






Figure 6. Threshold Voltage vs Temperature

Figure 7. On-State Drain-to-Drain Resistance vs Gate-to-Source Voltage



Typical MOSFET Characteristics (continued)









Figure 8. On-State Drain-to-Source Resistance vs Gate-to-Source Voltage








Figure 10. Typical Diode Forward Voltage

Figure 11. Maximum Safe Operating Area




Figure 12. Maximum Drain Current vs Temperature



6 Device and Documentation Support

6.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

6.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

6.3 Trademarks

NexFET, E2E are trademarks of Texas Instruments.

All other trademarks are the property of their respective owners.

6.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

6.5 Glossary

SLYZ022 — TI Glossary.


This glossary lists and explains terms, acronyms, and definitions.




7 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

7.1 CSD75208W1015 Package Dimensions






NOTE: All dimensions are in mm (unless otherwise specified).

Table 1. Pinout

POSITION	DESIGNATION
B1, B2	Source
C1	Gate1
C2	Drain1
A2	Gate2
A1	Drain2





7.2 Recommended PCB Land Pattern




NOTE: All dimensions are in mm (unless otherwise specified).

7.3 Tape and Reel Information







NOTE: All dimensions are in mm (unless otherwise specified).

M0159-01

www.ti.com 7-Oct-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
CSD75208W1015	Active	Production	DSBGA (YZC) 6	3000 LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-55 to 150	75208
CSD75208W1015.B	Active	Production	DSBGA (YZC) 6	3000 LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-55 to 150	75208
CSD75208W1015T	Active	Production	DSBGA (YZC) 6	250 SMALL T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-55 to 150	75208
CSD75208W1015T.B	Active	Production	DSBGA (YZC) 6	250 SMALL T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-55 to 150	75208

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated