







CSD17484F4 SLPS550D - MAY 2015 - REVISED FEBRUARY 2022

#### CSD17484F4 30-V N-Channel FemtoFET™ **MOSFET**

#### 1 Features

- Low on-resistance
- Ultra-low Q<sub>a</sub> and Q<sub>ad</sub>
- Low-threshold voltage
- Ultra-small footprint (0402 Case Size)
  - 1.0 mm × 0.6 mm
- · Ultra-low profile
  - 0.2-mm height
- Integrated ESD protection diode
  - Rated > 4-kV HBM
  - Rated > 2-kV CDM
- Lead and halogen free
- RoHS compliant

## 2 Applications

- Optimized for load switch applications
- Optimized for general purpose switching applications
- **Battery applications**
- Handheld and mobile applications

## 3 Description

This 99-mΩ, 30-V, N-Channel FemtoFET™ MOSFET is designed and optimized to minimize the footprint in many handheld and mobile applications. This technology is capable of replacing standard small signal MOSFETs while providing at least a 60% reduction in footprint size.




Figure 3-1. Typical Part Dimensions

#### **Product Summary**

T <sub>A</sub> = 25°	C	TYPICAL VA	UNIT	
V <sub>DS</sub>	Drain-to-Source Voltage	30		V
Qg	Gate Charge Total (4.5 V)	920		рC
Q <sub>gd</sub>	Gate Charge Gate-to-Drain	75		рC
	Drain-to-Source On-Resistance	V <sub>GS</sub> = 1.8 V	170	
D		V <sub>GS</sub> = 2.5 V	125	mΩ
R <sub>DS(on)</sub>	Dialii-to-Source Ori-Resistance	V <sub>GS</sub> = 4.5 V	107	11152
		V <sub>GS</sub> = 8.0 V	99	
V <sub>GS(th)</sub>	Threshold Voltage	old Voltage 0.85		

#### Device Information<sup>(1)</sup>

DEVICE	QTY	MEDIA	PACKAGE	SHIP
CSD17484F4	3000		Femto (0402)	Таре
CSD17484F4T	250	7-Inch Reel	1.00-mm × 0.60-mm Land Grid Array (LGA)	and Reel

For all available packages, see the orderable addendum at the end of the data sheet.

#### **Absolute Maximum Ratings**

°C	VALUE	UNIT	
Drain-to-Source Voltage	30	V	
Gate-to-Source Voltage	12	V	
Continuous Drain Current <sup>(1)</sup>	3.0	Α	
Pulsed Drain Current <sup>(1)</sup> (2)	18	Α	
Continuous Gate Clamp Current	35	mA	
Pulsed Gate Clamp Current <sup>(2)</sup>	350	] "'A	
Power Dissipation	500	mW	
Human-Body Model (HBM)	4	kV	
Charged-Device Model (CDM)	2	KV	
Operating Junction, Storage Temperature	-55 to 150	°C	
Avalanche Energy, Single Pulse $I_D$ = 7.1 A, L = 0.1 mH, $R_G$ = 25 $\Omega$	2.5	mJ	
	Drain-to-Source Voltage Gate-to-Source Voltage Continuous Drain Current <sup>(1)</sup> Pulsed Drain Current <sup>(1)</sup> (2) Continuous Gate Clamp Current Pulsed Gate Clamp Current(2) Power Dissipation Human-Body Model (HBM) Charged-Device Model (CDM) Operating Junction, Storage Temperature Avalanche Energy, Single Pulse I <sub>D</sub> = 7.1 A,	Drain-to-Source Voltage  Gate-to-Source Voltage  Continuous Drain Current <sup>(1)</sup> Pulsed Drain Current <sup>(1)</sup> (2)  Continuous Gate Clamp Current  35  Pulsed Gate Clamp Current <sup>(2)</sup> Power Dissipation  Human-Body Model (HBM)  Charged-Device Model (CDM)  Operating Junction, Storage Temperature  Avalanche Energy, Single Pulse I <sub>D</sub> = 7.1 A,	

- Typical  $R_{\theta JA} = 85^{\circ}C/W$  on  $1-in^2$  (6.45-cm<sup>2</sup>), 2-oz (1) (0.071-mm) thick Cu pad on a 0.06-in (1.52-mm) thick FR4 PCB.
- Pulse duration ≤ 100 µs, duty cycle ≤ 1%. (2)




Figure 3-2. Top View



## **Table of Contents**

1 Features 1 2 Applications 1 3 Description 1 4 Revision History 2 5 Specifications 3 5.1 Electrical Characteristics 3	6.1 Receiving Notification of Documentation Up 6.2 Trademarks	Updates7	
5.2 Thermal Information	7.3 Recommended Stencil Pattern		
4 Revision History			
Changes from Revision C (December 2019) to Revi	ision D (February 2022)	Page	
Added FemtoFET Surface Mount Guide note		9	
Changes from Revision B (September 2017) to Rev	vision C (December 2019)	Page	
Changed On-State Resistance vs Gate-to-Source \	Voltage by truncating V <sub>GS</sub> from 20 V to 12 V	4	
Changes from Revision A (August 2017) to Revision	on B (September 2017)	Page	
Deleted the CSD68830F4 Embossed Carrier Tape	Dimensions section	9	
Changes from Revision * (May 2015) to Revision A	. (August 2017)	Page	
Added the Section 6.1 and the Section 6 sections		7	

# **5 Specifications**

## **5.1 Electrical Characteristics**

 $T_A = 25^{\circ}C$  (unless otherwise stated)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
STATIC	CHARACTERISTICS		,		-	
BV <sub>DSS</sub>	Drain-to-source voltage	V <sub>GS</sub> = 0 V, I <sub>DS</sub> = 250 μA	30			V
I <sub>DSS</sub>	Drain-to-source leakage current	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 24 V			100	nA
I <sub>GSS</sub>	Gate-to-source leakage current	V <sub>DS</sub> = 0 V, V <sub>GS</sub> = 12 V			50	nA
V <sub>GS(th)</sub>	Gate-to-source threshold voltage	$V_{DS} = V_{GS}$ , $I_{DS} = 250 \mu A$	0.65	0.85	1.10	V
		V <sub>GS</sub> = 1.8 V, I <sub>DS</sub> = 0.5 A		170	270	
В	Drain to acures an registence	V <sub>GS</sub> = 2.5 V, I <sub>DS</sub> = 0.5 A		125	160	<b>~</b> 0
$R_{DS(on)}$	Drain-to-source on-resistance	V <sub>GS</sub> = 4.5 V, I <sub>DS</sub> = 0.5 A		107	128	mΩ
		V <sub>GS</sub> = 8 V, I <sub>DS</sub> = 0.5 A		99	121	
9 <sub>fs</sub>	Transconductance	V <sub>DS</sub> = 15 V, I <sub>DS</sub> = 0.5 A		4		S
DYNAM	IC CHARACTERISTICS				'	
C <sub>iss</sub>	Input capacitance			150	195	pF
C <sub>oss</sub>	Output capacitance	$V_{GS} = 0 \text{ V, } V_{DS} = 15 \text{ V,}$ f = 1  MHz		44	57	pF
C <sub>rss</sub>	Reverse transfer capacitance	J 1 WH 12		2.2	2.9	pF
R <sub>G</sub>	Series gate resistance			8		Ω
Qg	Gate charge total (4.5 V)			920	1200	рС
Qg	Gate charge total (8.0 V)			1570	2040	рC
Q <sub>gd</sub>	Gate charge gate-to-drain	V <sub>DS</sub> = 15 V, I <sub>DS</sub> = 0.5 A		75		рС
Q <sub>gs</sub>	Gate charge gate-to-source			280		рС
Q <sub>g(th)</sub>	Gate charge at V <sub>th</sub>			140		рС
Q <sub>oss</sub>	Output charge	V <sub>DS</sub> = 15 V, V <sub>GS</sub> = 0 V		1400		рС
t <sub>d(on)</sub>	Turnon delay time			3		ns
t <sub>r</sub>	Rise time	V <sub>DS</sub> = 15 V, V <sub>GS</sub> = 4.5 V,		1		ns
t <sub>d(off)</sub>	Turnoff delay time	$I_{DS} = 0.5 \text{ A}, R_G = 2 \Omega$		11		ns
t <sub>f</sub>	Fall time			4		ns
DIODE (	CHARACTERISTICS					
V <sub>SD</sub>	Diode forward voltage	I <sub>SD</sub> = 0.5 A, V <sub>GS</sub> = 0 V		0.73	0.9	V
Q <sub>rr</sub>	Reverse recovery charge	V - 15 V I - 0 5 A di/dt - 200 A/:		1300		рC
t <sub>rr</sub>	Reverse recovery time	$V_{DS}$ = 15 V, $I_F$ = 0.5 A, di/dt = 300 A/ $\mu$ s	,	6.2		ns

## **5.2 Thermal Information**

T<sub>A</sub> = 25°C (unless otherwise stated)

	THERMAL METRIC	TYPICAL VALUES	UNIT
Ь	Junction-to-ambient thermal resistance <sup>(1)</sup>	85	°C/W
$R_{\theta JA}$	Junction-to-ambient thermal resistance <sup>(2)</sup>	245	C/VV


<sup>(1)</sup> Device mounted on FR4 material with 1-in² (6.45-cm²), 2-oz (0.071-mm) thick Cu.


<sup>(2)</sup> Device mounted on FR4 material with minimum Cu mounting area.




## **5.3 Typical MOSFET Characteristics**


 $T_A = 25$ °C (unless otherwise stated)














Figure 5-6. Threshold Voltage vs Temperature

1.5




Figure 5-7. On-State Resistance vs Gate-to-Source Voltage





Figure 5-9. Typical Diode Forward Voltage

Figure 5-8. Normalized On-State Resistance vs **Temperature** 







# **6 Device and Documentation Support**

## 6.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.


## **6.2 Trademarks**

FemtoFET<sup>™</sup> is a trademark of Texas Instruments.
All trademarks are the property of their respective owners.


## 7 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

#### 7.1 Mechanical Dimensions







- A. All linear dimensions are in millimeters (dimensions and tolerancing per AME T14.5M-1994).
- B. This drawing is subject to change without notice.
- C. This package is a PB-free solder land design.


Table 7-1. Pin Configuration

Gonnigaration						
POSITION	DESIGNATION					
Pin 1	Gate					
Pin 2	Source					
Pin 3	Drain					

Submit Document Feedback




# 7.2 Recommended Minimum PCB Layout



- A. All dimensions are in millimeters.
- B. For more information, see FemtoFET Surface Mount Guide (SLRA003D).

## 7.3 Recommended Stencil Pattern



A. All dimensions are in millimeters.

www.ti.com 9-Nov-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
CSD17484F4	Active	Production	PICOSTAR (YJJ)   3	3000   LARGE T&R	Yes	NIAU	Level-1-260C-UNLIM	-55 to 150	G2
CSD17484F4.B	Active	Production	PICOSTAR (YJJ)   3	3000   LARGE T&R	Yes	NIAU	Level-1-260C-UNLIM	-55 to 150	G2
CSD17484F4T	Active	Production	PICOSTAR (YJJ)   3	250   SMALL T&R	Yes	NIAU	Level-1-260C-UNLIM	-55 to 150	G2
CSD17484F4T.B	Active	Production	PICOSTAR (YJJ)   3	250   SMALL T&R	Yes	NIAU	Level-1-260C-UNLIM	-55 to 150	G2

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 25-Sep-2024

## TAPE AND REEL INFORMATION



# TAPE DIMENSIONS + K0 - P1 - B0 W Cavity - A0 -

A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CSD17484F4	ICOSTAF	YJJ	3	3000	180.0	8.4	0.7	1.1	0.46	4.0	8.0	Q2
CSD17484F4T	ICOSTAF	YJJ	3	250	180.0	8.4	0.7	1.1	0.46	4.0	8.0	Q2

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 25-Sep-2024



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CSD17484F4	PICOSTAR	YJJ	3	3000	182.0	182.0	20.0
CSD17484F4T	PICOSTAR	YJJ	3	250	182.0	182.0	20.0

#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025