









CD74HC4075, CD54HC4075 SCHS210H - NOVEMBER 1998 - REVISED JUNE 2021

CDx4HC4075 Triple 3-Input OR Gates

1 Features

- **Buffered inputs**
- Wide operating voltage range: 2 V to 6 V
- Wide operating temperature range: -55°C to +125°C
- Supports fanout up to 10 LSTTL loads
- Significant power reduction compared to LSTTL logic ICs

2 Applications

- User fewer inputs to monitor error signals
- Combine active-low enable signals


3 Description

This device contains three independent 3-input OR gates. Each gate performs the Boolean function Y = A + B + C in positive logic.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
CD74HC4075M	SOIC (14)	8.70 mm × 3.90 mm
CD74HC4075E	PDIP (14)	19.30 mm × 6.40 mm
CD74HC4075NS	SO (14)	10.20 mm × 5.30 mm
CD74HC4075PW	TSSOP (14)	5.00 mm × 4.40 mm
CD54HC4075F	CDIP (14)	21.30 mm × 7.60 mm
CD54HC4075FK	LCCC (20)	8.90 mm × 8.90 mm

For all available packages, see the orderable addendum at the end of the data sheet.



Functional pinout



Table of Contents

1 Features	1	8.2 Functional Block Diagram	8
2 Applications		8.3 Feature Description	
3 Description		8.4 Device Functional Modes	
4 Revision History		9 Application and Implementation	10
5 Pin Configuration and Functions	3	9.1 Application Information	10
Pin Functions		9.2 Typical Application	
6 Specifications		10 Power Supply Recommendations	12
6.1 Absolute Maximum Ratings		11 Layout	
6.2 ESD Ratings		11.1 Layout Guidelines	13
6.3 Recommended Operating Conditions	4	11.2 Layout Example	13
6.4 Thermal Information	5	12 Device and Documentation Support	
6.5 Electrical Characteristics	5	12.1 Documentation Support	14
6.6 Switching Characteristics	5	12.2 Support Resources	14
6.7 Operating Characteristics	6	12.3 Trademarks	
6.8 Typical Characteristics		12.4 Electrostatic Discharge Caution	14
7 Parameter Measurement Information		12.5 Glossary	
8 Detailed Description	8	13 Mechanical, Packaging, and Orderable	
8.1 Overview		Information	14


4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


С	changes from Revision G (June 2006) to Revision H (June 2021)	Page
•	Updated to new data sheet standards	1
•	Moved the HCT devices to a standalone data sheet (SCHS408)	1
	R _{0JA} increased for the D (86 to 133.6 °C/W), PW (133 to 151.7 °C/W), and NS (76 to 122.6 °C/W) packa	
	and decreased for the N package (80 to 61.3 °C/W)	5



5 Pin Configuration and Functions



D, N, NS, PW, or J Package 14-Pin SOIC, PDIP, SO, TSSOP, or CDIP Top View



FK Package 20-Pin LCCC Top View

Pin Functions

	PIN								
NAME	D, N, NS, PW, or J	FK	I/O	DESCRIPTION					
2A	1	2	Input	Channel 2, Input A					
2B	2	3	Input	Channel 2, Input B					
1A	3	4	Input	Channel 1, Input A					
1B	4	6	Input	Channel 1, Input B					
1C	5	8	Input	Channel 1, Input C					
1Y	6	9	Output	Channel 1, Output Y					
GND	7	10	_	Ground					
2C	8	12	Input	Channel 2, Input C					
2Y	9	13	Output	Channel 2, Output Y					
3Y	10	14	Output	Channel 3, Output Y					
ЗА	11	16	Input	Channel 3, Input A					
3B	12	18	Input	Channel 3, Input B					
3C	13	19	Input	Channel 3, Input C					
V _{CC}	14	20	_	Positive Supply					
NC		1, 5, 7, 11, 15, 17	_	Not internally connected					



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT	
V _{CC}	Supply voltage		-0.5	7	V	
I _{IK}	Input clamp current ⁽²⁾	$V_1 < -0.5 \text{ V or } V_1 > V_{CC} + 0.5 \text{ V}$		±20	mA	
I _{OK}	Output clamp current ⁽²⁾	$V_{O} < -0.5 \text{ V or } V_{O} > V_{CC} + 0.5 \text{ V}$		±20	mA	
Io	Continuous output current	but current $V_O = 0$ to V_{CC}		±25	mA	
	Continuous current through V _{CC} or GND	Continuous current through V _{CC} or GND				
_	Junction temperature ⁽³⁾	Plastic package		150	°C	
TJ	Junction temperature(*)	Hermetic package or die		175	°C	
	Lead temperature (soldering 10s)	Lead temperature (soldering 10s) SOIC - lead tips only				
T _{stg}	Storage temperature	ering 10s) SOIC - lead tips only			°C	

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- (2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
- (3) Guaranteed by design.

6.2 ESD Ratings

			VALUE	UNIT
CD74HC40				
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/ JEDEC JS-001 ⁽¹⁾	±1000	V
	ı ı	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±250	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage		2	5	6	V
		V _{CC} = 2 V	1.5			
V_{IH}	High-level input voltage	V _{CC} = 4.5 V	3.15			V
		V _{CC} = 6 V	4.2			
		V _{CC} = 2 V			0.5	
V_{IL}	Low-level input voltage	V _{CC} = 4.5 V			1.35	V
		V _{CC} = 6 V			1.8	
VI	Input voltage	·	0		V _{CC}	V
Vo	Output voltage		0		V _{CC}	V
		V _{CC} = 2 V			1000	
t _t	Input transition time	V _{CC} = 4.5 V			500	ns
		V _{CC} = 6 V			400	
T _A	Operating free-air temperature	CD74HC4075	-55		125	°C

6.4 Thermal Information

			CD74F			
	THERMAL METRIC(1)	PW (TSSOP)	N (PDIP)	D (SOIC)	NS (SOP)	UNIT
		14 PINS	14 PINS	14 PINS	14 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	151.7	61.3	133.6	122.6	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	79.4	49.0	89.0	81.8	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	94.7	41.0	89.5	83.8	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	25.2	28.7	45.5	45.4	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	94.1	40.8	89.1	83.4	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	N/A	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application

6.5 Electrical Characteristics

over operating free-air temperature range; typical values measured at $T_A = 25$ °C (unless otherwise noted).

PARAMETER							Opera	ting free	air tem	peratur	e (T _A)																	
F	PARAMETER	TEST CO	NDITIONS	V _{CC}		25°C		–40°	C to 85	°C	-55°(C to 125	°C	UNIT														
					MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX															
				2 V	1.9			1.9			1.9																	
			I _{OH} = –20 μΑ	4.5 V	4.4			4.4			4.4																	
	High-level output voltage	V _I = V _{IH} or	F	6 V	5.9			5.9			5.9																	
V _{OH}		VI – VIH OI	V _{IL}	V _{IL}	V _{IL} ""	V _{IL} ""	V _{IL}	V _{IL}	V _{IL}	I _{OH} = -4 mA	4.5 V	3.98			3.84			3.7			V							
					I _{OH} = -5.2 mA	6 V	5.48			5.34			5.2															
		V _I = V _{IH} or V _{IL}	V _I = V _{IH} or V _{IL}		2 V			0.1			0.1			0.1														
				V _I = V _{IH} or V _{IL}			I _{OL} = 20 μΑ	4.5 V			0.1			0.1			0.1											
V _{OL}	Low-level output				μ, τ	6 V			0.1			0.1			0.1	V												
VOL.	voltage					V_{IL}	V_{IL}	V_{IL}	V_{IL}	V_{IL}	V_{IL}	V_{IL}	V_{IL}	V_{IL}	V_{IL}	√ _{IL}	I _{OL} = 4 mA	4.5 V			0.26			0.33			0.4	•
					I _{OL} = 5.2 mA	6 V			0.26			0.33			0.4													
II	Input leakage current		V _I = V _{CC} or 0				±0.1			±1			±1	μA														
I _{CC}	Supply current	V _I = V _{CC} or 0	I _O = 0	6 V			2			20			40	μΑ														
Ci	Input capacitance			5 V			10			10			10	pF														

6.6 Switching Characteristics

over operating free-air temperature range; typical values measured at TA = 25°C (unless otherwise noted).

				TEST	O CONDITIO		Operating free-air temperature (T _A)											
	PARAMETER	FROM	ТО						V _{cc}		25°C		–40°	C to 8	5°C	-55°	C to 12	25°C
				NS		MIN	TYP N	VAX	MIN	TYP	MAX	MIN	TYP	MAX				
					2 V			100			125			150				
		A, B, or C	Υ	C _L = 50 pF	4.5 V			20			25			30				
t _{pd}	Propagation delay				6 V			17			21			26	ns			
·		A, B, or C	Υ	C _L = 15 pF	5 V		8											



over operating free-air temperature range; typical values measured at TA = 25°C (unless otherwise noted).

		TEST			Operating free-air temperature (T _A)																									
		PARAMETER			-55°C	55°C to 125°C																								
					NS		MIN	TYP MAX	MIN	TYP	MAX	MIN	TYP	MAX																
		Transition-time					2 V		75			95			110															
t _t	t _t		Transition-time	ransition-time Y	Y C _L = 5	Υ	Υ	Υ	Y C	Y C _L = 50 pF	Y C	Υ	Υ	Y $C_L = 50 \text{ pF}$	$C_L = 50 pF$	$C_L = 50 pF$	C _L = 50 pF	C _L = 50 pF	C _L = 50 pF	Y $C_L = 50 \text{ pF}$	4.5 V		15			19			22	ns
						6 V		13			16			19																

6.7 Operating Characteristics

over operating free-air temperature range; typical values measured at T_A = 25°C (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT	
Cnd	Power dissipation capacitance per gate	No load	2 V to 6 V		26		pF	

6.8 Typical Characteristics

 $T_A = 25^{\circ}C$




Figure 6-1. Typical output voltage in the high state (V_{OH})





Figure 6-2. Typical output voltage in the low state (V_{OL})



7 Parameter Measurement Information


- Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_t < 6 ns.
- The outputs are measured one at a time, with one input transition per measurement.



A. C_L= 50 pF and includes probe and jig capacitance.

Figure 7-1. Load Circuit

A. t_t is the greater of t_r and t_f. Figure 7-2. Voltage Waveforms Transition Times



The maximum between t_{PLH} and t_{PHL} is used for t_{pd}.

Figure 7-3. Voltage Waveforms Propagation Delays




8 Detailed Description

8.1 Overview

This device contains three independent 3-input OR gates. Each gate performs the Boolean function Y = A + B + C in positive logic.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Balanced CMOS Push-Pull Outputs

A balanced output allows the device to sink and source similar currents. The drive capability of this device may create fast edges into light loads so routing and load conditions should be considered to prevent ringing. Additionally, the outputs of this device are capable of driving larger currents than the device can sustain without being damaged. It is important for the output power of the device to be limited to avoid damage due to over-current. The electrical and thermal limits defined in the *Section 6.1* must be followed at all times.

The CD74HC4075 can drive a load with a total capacitance less than or equal to the maximum load listed in the Section 6.6 connected to a high-impedance CMOS input while still meeting all of the datasheet specifications. Larger capacitive loads can be applied, however it is not recommended to exceed the provided load value. If larger capacitive loads are required, it is recommended to add a series resistor between the output and the capacitor to limit output current to the values given in the Section 6.1.

8.3.2 Standard CMOS Inputs

Standard CMOS inputs are high impedance and are typically modeled as a resistor from the input to ground in parallel with the input capacitance given in the Section 6.5. The worst case resistance is calculated with the maximum input voltage, given in the Section 6.1, and the maximum input leakage current, given in the Section 6.5, using ohm's law ($R = V \div I$).

Signals applied to the inputs need to have fast edge rates, as defined by the input transition time in the Section 6.3 to avoid excessive current consumption and oscillations. If a slow or noisy input signal is required, a device with a Schmitt-trigger input should be used to condition the input signal prior to the standard CMOS input.



8.3.3 Clamp Diode Structure

The inputs and outputs to this device have both positive and negative clamping diodes as depicted in Figure 8-1.

CAUTION

Voltages beyond the values specified in the Section 6.1 table can cause damage to the device. The recommended input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.




Figure 8-1. Electrical Placement of Clamping Diodes for Each Input and Output

8.4 Device Functional Modes

Table 8-1. Function Table

	OUTPUT		
Α	В	С	Y
L	L	L	L
Н	Х	Х	Н
X	Н	Х	Н
X	X	Н	Н

9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

In this application, one 3-input OR gates is used to combine overheat signals to control a fan as shown in *Figure 9-1*. The other two gates can be used for another application in the system, or the inputs can be grounded and the channels left unused.

This device is used to directly control the Enable pin of a fan driver. The fan driver requires only one input signal to be HIGH before being enabled, and should be disabled in the event that all signals go LOW. The 4-input OR gate function combines the four individual overheat signals into a single active-high enable signal.

9.2 Typical Application




Figure 9-1. Typical application schematic

9.2.1 Design Requirements

9.2.1.1 Power Considerations

Ensure the desired supply voltage is within the range specified in the *Section 6.3*. The supply voltage sets the device's electrical characteristics as described in the *Section 6.5*.

The supply must be capable of sourcing current equal to the total current to be sourced by all outputs of the CD74HC4075 plus the maximum supply current, I_{CC} , listed in the Section 6.5. The logic device can only source or sink as much current as it is provided at the supply and ground pins, respectively. Be sure not to exceed the maximum total current through GND or V_{CC} listed in the Section 6.1.

Total power consumption can be calculated using the information provided in CMOS Power Consumption and C_{pd} Calculation.

Thermal increase can be calculated using the information provided in Thermal Characteristics of Standard Linear and Logic (SLL) Packages and Devices.



CAUTION

The maximum junction temperature, $T_J(max)$ listed in the Section 6.1, is an additional limitation to prevent damage to the device. Do not violate any values listed in the Section 6.1. These limits are provided to prevent damage to the device.

9.2.1.2 Input Considerations

Unused inputs must be terminated to either V_{CC} or ground. These can be directly terminated if the input is completely unused, or they can be connected with a pull-up or pull-down resistor if the input is to be used sometimes, but not always. A pull-up resistor is used for a default state of HIGH, and a pull-down resistor is used for a default state of LOW. The resistor size is limited by drive current of the controller, leakage current into the CD74HC4075, as specified in the Section 6.5, and the desired input transition rate. A 10-k Ω resistor value is often used due to these factors.

The CD74HC4075 has standard CMOS inputs, so input signal edge rates cannot be slow. Slow input edge rates can cause oscillations and damaging shoot-through current. The recommended rates are defined in the Section 6.3.

Refer to the Section 8.3 for additional information regarding the inputs for this device.

9.2.1.3 Output Considerations

The positive supply voltage is used to produce the output HIGH voltage. Drawing current from the output will decrease the output voltage as specified by the V_{OH} specification in the *Section 6.5*. Similarly, the ground voltage is used to produce the output LOW voltage. Sinking current into the output will increase the output voltage as specified by the V_{OL} specification in the *Section 6.5*.

Unused outputs can be left floating. Do not connect outputs directly to V_{CC} or ground.

Refer to Section 8.3 for additional information regarding the outputs for this device.

9.2.2 Detailed Design Procedure

- Add a decoupling capacitor from V_{CC} to GND. The capacitor needs to be placed physically close to the device and electrically close to both the V_{CC} and GND pins. An example layout is shown in the Section 11.
- Ensure the capacitive load at the output is ≤ 70 pF. This is not a hard limit, however it will ensure
 optimal performance. This can be accomplished by providing short, appropriately sized traces from the
 CD74HC4075 to the receiving device.
- Ensure the resistive load at the output is larger than (V_{CC} / I_O(max)) Ω. This will ensure that the maximum output current from the Section 6.1 is not violated. Most CMOS inputs have a resistive load measured in megaohms; much larger than the minimum calculated above.
- 4. Thermal issues are rarely a concern for logic gates, however the power consumption and thermal increase can be calculated using the steps provided in the application report, CMOS Power Consumption and Cpd Calculation

9.2.3 Application Curves




Figure 9-2. Typical application timing diagram



10 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the Section 6.3. Each V_{CC} terminal should have a bypass capacitor to prevent power disturbance. A 0.1- μ F capacitor is recommended for this device. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. The 0.1- μ F and 1- μ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results, as shown in Figure 11-1.



11 Layout

11.1 Layout Guidelines

When using multiple-input and multiple-channel logic devices inputs must not ever be left floating. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or V_{CC} , whichever makes more sense for the logic function or is more convenient.

11.2 Layout Example




Figure 11-1. Example layout for the CD74HC4075



12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation see the following:

- HCMOS Design Considerations
- CMOS Power Consumption and CPD Calculation
- · Designing with Logic

12.2 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

12.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

12.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com

7-Oct-2025

PACKAGING INFORMATION

Orderable part number	able part number Status (1) Material type Packag (2)		Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
5962-87722012A	Active	Production	LCCC (FK) 20	55 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962- 87722012A CD54HC 4075FK
5962-8772201CA	Active	Production	CDIP (J) 14	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-8772201CA CD54HC4075F3A
CD54HC4075F3A	Active	Production	CDIP (J) 14	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-8772201CA CD54HC4075F3A
CD54HC4075F3A.A	Active	Production	CDIP (J) 14	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-8772201CA CD54HC4075F3A
CD54HC4075FK	Active	Production	LCCC (FK) 20	55 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962- 87722012A CD54HC 4075FK
CD54HC4075FK.A	Active	Production	LCCC (FK) 20	55 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962- 87722012A CD54HC 4075FK
CD74HC4075E	Active	Production	PDIP (N) 14	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD74HC4075E
CD74HC4075E.A	Active	Production	PDIP (N) 14	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD74HC4075E
CD74HC4075EE4	Active	Production	PDIP (N) 14	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD74HC4075E
CD74HC4075M	Obsolete	Production	SOIC (D) 14	-	-	Call TI	Call TI	-55 to 125	HC4075M
CD74HC4075M96	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU SN	Level-1-260C-UNLIM	-55 to 125	HC4075M
CD74HC4075M96.A	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC4075M
CD74HC4075M96G4	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC4075M
CD74HC4075M96G4.A	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC4075M
CD74HC4075MT	Obsolete	Production	SOIC (D) 14	-	-	Call TI	Call TI	Call TI -55 to 125	
CD74HC4075NSR	Active	Production	SOP (NS) 14	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC4075M
CD74HC4075NSR.A	Active	Production	SOP (NS) 14	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC4075M
CD74HC4075PW	Obsolete	Production	TSSOP (PW) 14	-	-	Call TI	Call TI	-55 to 125	HJ4075
CD74HC4075PWR	Active	Production	TSSOP (PW) 14	2000 LARGE T&R	Yes	NIPDAU SN	Level-1-260C-UNLIM	-55 to 125	HJ4075
CD74HC4075PWR.A	Active	Production	TSSOP (PW) 14	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HJ4075

7-Oct-2025



www.ti.com

	Orderable part number	Status (1)	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
L							(4)	(5)		
	CD74HC4075PWRG4	Active	Production	TSSOP (PW) 14	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HJ4075
	CD74HC4075PWRG4.A	Active	Production	TSSOP (PW) 14	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HJ4075
	CD74HC4075PWT	Obsolete	Production	TSSOP (PW) 14	-	-	Call TI	Call TI	-55 to 125	HJ4075

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF CD54HC4075, CD74HC4075:

Catalog: CD74HC4075

Military: CD54HC4075

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No. RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



PACKAGE OPTION ADDENDUM

www.ti.com 7-Oct-2025

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 10-Oct-2025

TAPE AND REEL INFORMATION





	•
A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD74HC4075NSR	SOP	NS	14	2000	330.0	16.4	8.45	10.55	2.5	12.0	16.2	Q1
CD74HC4075PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
CD74HC4075PWRG4	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



www.ti.com 10-Oct-2025



*All dimensions are nominal

Device	Package Type Package Drawing		Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD74HC4075NSR	SOP	NS	14	2000	353.0	353.0	32.0
CD74HC4075PWR	TSSOP	PW	14	2000	356.0	356.0	35.0
CD74HC4075PWRG4	TSSOP	PW	14	2000	353.0	353.0	32.0

PACKAGE MATERIALS INFORMATION

www.ti.com 10-Oct-2025

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
5962-87722012A	FK	LCCC	20	55	506.98	12.06	2030	NA
CD54HC4075FK	FK	LCCC	20	55	506.98	12.06	2030	NA
CD54HC4075FK.A	FK	LCCC	20	55	506.98	12.06	2030	NA
CD74HC4075E	N	PDIP	14	25	506	13.97	11230	4.32
CD74HC4075E	N	PDIP	14	25	506	13.97	11230	4.32
CD74HC4075E.A	N	PDIP	14	25	506	13.97	11230	4.32
CD74HC4075E.A	N	PDIP	14	25	506	13.97	11230	4.32
CD74HC4075EE4	N	PDIP	14	25	506	13.97	11230	4.32
CD74HC4075EE4	N	PDIP	14	25	506	13.97	11230	4.32



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



8.89 x 8.89, 1.27 mm pitch

LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



INSTRUMENTS www.ti.com

CERAMIC DUAL IN LINE PACKAGE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4040083-5/G





CERAMIC DUAL IN LINE PACKAGE



NOTES:

- 1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This package is hermitically sealed with a ceramic lid using glass frit.
- His package is remitted by sealed with a ceramic its using glass mit.
 Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.
 Falls within MIL-STD-1835 and GDIP1-T14.



CERAMIC DUAL IN LINE PACKAGE



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated