







CD74HC4051-Q1 SCLS552B - DECEMBER 2003 - REVISED APRIL 2024

CD74HC4051-Q1 Automotive Analog Multiplexer or Demultiplexer

1 Features

- Qualified for automotive applications
- Wide analog input voltage range of ± 5V maximum
- Low ON resistance:

 - 70Ω typical (V _{CC} V _{EE} = 4.5V) 40Ω typical (V _{CC} V _{EE} = 9V)
- Low crosstalk between switches
- Fast switching and propagation speeds
- Break-before-make switching
- Operation control voltage = 2V to 6V
- Switch voltage = 0V to 10V
- High noise immunity N $_{\rm IL}$ = 30%, N $_{\rm IH}$ = 30% of V_{CC} , $V_{CC} = 5V$

2 Applications

- Digital radio
- Signal gating
- **Factory automation**
- **Televisions**
- **Appliances**
- Programmable logic circuits
- **Sensors**

3 Description


This device is a digitally controlled analog switch that utilizes silicon-gate CMOS technology to achieve operating speeds similar to LSTTL, with the low power consumption of standard CMOS integrated circuits.

This analog multiplexer/demultiplexer controls analog voltages that may vary across the voltage supply range (for example, V_{CC} to V_{EE}). These bidirectional switches allow any analog input to be used as an output and vice versa. The switches have low ON resistance and low OFF leakages. In addition, the device has an enable control (\overline{E}) that, when high, disables all switches to their OFF state.

Package Information

PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE ⁽²⁾
CD74HC4051-Q1	PW (TSSOP, 16)	5mm × 6.4mm
CD1411C4031-Q1	D (SOIC, 16)	9.9mm × 3.9mm

- For more information see, Section 10
- The package size (length × width) is a nominal value and includes pins, where applicable.



Logic Diagram (Positive Logic)



Table of Contents

1 Features1	6 Parameter Measurement Information
2 Applications1	
3 Description1	7.1 Functional Block Diagram
4 Pin Configuration and Functions2	
5 Specifications3	
5.1 Absolute Maximum Ratings3	
5.2 Recommended Operating Conditions3	
5.3 Recommended Operating Area as a Function of	8.3 Trademarks1
Supply Voltages4	8.4 Electrostatic Discharge Caution1
5.4 Electrical Characteristics4	
5.5 Switching Characteristics5	
5.6 Operating Characteristics5	
5.7 Analog Channel Characteristics5	
5.8 Typical Characteristics6	

4 Pin Configuration and Functions




Figure 4-1. PW, D Package, 16-Pin TSSOP, SOIC (Top View)

Table 4-1. Function Table

	ON CHANNEL(S)			
E	S ₂	S ₁	S ₀	
L	L	L	L	A0
L	L	L	Н	A1
L	L	Н	L	A2
L	L	Н	Н	A3
L	Н	L	L	A4
L	Н	L	Н	A5
L	Н	Н	L	A6
L	Н	Н	Н	A7
Н	Х	Х	Х	None

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated



5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

			MIN	MAX	UNIT
V _{CC} - V _{EE} (see ⁽²⁾)	Supply voltage range		-0.5	10.5	V
V _{CC}	Supply voltage range		-0.5	7	V
V _{EE}	Supply voltage range		+0.5	-7	V
I_{IK} (V _I < -0.5V or V _I > V _{CC} + 0.5V)	Input clamp current			±20	mA
I_{OK} (V _O < V _{EE} - 0.5V or V _O > V _{CC} + 0.5V)	Output clamp current			±20	mA
$(V_I > V_{EE} - 0.5V \text{ or } V_I < V_{CC} + 0.5V)$	Switch current			±25	mA
	Continuous current through V _{CC} or GND			±50	mA
I _{EE}	V _{EE} current			-20	mA
		D		91.6	°C/W
R _{eJA}	Package thermal impedance	package		31.0	O/ VV
INGJA	ackage thermal impedance	PW		116.5	°C/W
		package		110.5	C/VV
TJ	Maximum junction temperature			150	°C
Lead temperature (during soldering):			2 1/16 ± 1,59 ± 0,79 case for 10	300	°C
T _{stg}	Storage temperature range		-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages referenced to GND unless otherwise specified.

5.2 Recommended Operating Conditions

(see (1))

			MIN	MAX	UNIT
V _{CC}	Supply voltage (see ⁽²⁾)	Supply voltage (see ⁽²⁾)		6	V
	Supply voltage, V _{CC} - V _{EE} (see Figure 1)	ure 5-1)	2	10	V
V _{EE}	Supply voltage, (see (2) and Figure	5-2)	0	-6	V
		V _{CC} = 2V	1.5		
V_{IH}	V _{IH} High-level input voltage	V _{CC} = 4.5V	3.15		V
		V _{CC} = 6V	4.2		
		V _{CC} = 2V		0.5	
V_{IL}	Low-level input voltage	V _{CC} = 4.5V		1.35	V
		V _{CC} = 6V		1.8	
VI	Input control voltage	-	0	V _{CC}	V
V _{IS}	Analog switch I/O voltage		V _{EE}	V _{CC}	V
		V _{CC} = 2V	0	1000	
t _t	Input transition (rise and fall) time	V _{CC} = 4.5V	0	500	ns
		V _{CC} = 6V	0	400	
T _A	Operating free-air temperature	•	-40	125	°C


All unused inputs of the device must be held at V_{CC} or GND for proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.


⁽²⁾ In certain applications, the external load resistor current may include both V_{CC} and signal-line components. To avoid drawing V_{CC} current when switch current flows into the transmission gate inputs, the voltage drop across the bidirectional switch must not exceed



0.6V (calculated from r_{on} values shown in electrical characteristics table). No V_{CC} current flows through R_L if the switch current flows into the COM OUT/IN A terminal.

5.3 Recommended Operating Area as a Function of Supply Voltages





 $(V_{EE} - GND) - V$ Figure 5-2. $(V_{EE} - GND) - V$

5.4 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		V _{EE}	V _{cc}	-	T _A = 25 °C		T _A = -40 °C TO 125°C	UNIT
TANAMETER	1201 CON	Difficito	V EE	▼CC	MIN	TYP	MAX	MIN X	Oitii
			0V	4.5V		70	160	240	
		$V_{IS} = V_{CC}$ or	0V	6V		60	140	210	
r	$I_O = 1 \text{ mA}, V_I = V_{IH}$ or V_{IL} , See Figure	V _{EE}	-4.5 V	4.5V		40	120	180	Ω
r _{on}	5-3		0V	4.5V		90	180	270	
		$V_{IS} = V_{CC}$ to	0V	6V		80	160	240	
		\/	-4.5 V	4.5V		45	130	195	
	Between any two channels		0V	4.5V		10			
Δr_{on}			0V	6V		8.5			Ω
on			-4.5 V	4.5V		5			
	For switch OFF:		0V	6V			±0.2	±2	
I _{IZ}	When $V_{IS} = V_{CC}$, $V_{OS} = V_{EE}$; When $V_{IS} = V_{EE}$, $V_{OS} = V_{CC}$ For switch ON: All applicable combinations of V_{IS} and V_{OS} voltage levels, $V_{I} = V_{IH}$ or V_{IL}		-5V	5V			±0.4	±4	μА
I _{IL}	V _I = V _{CC} or GND		0V	6V			±0.1	±1	μΑ
laa	I _O = 0, V _I = V _{CC} or	When V _{IS} = V _{EE} , V _{OS} = V _{CC}	0V	6V			12	160	μA
Icc	GND	When V _{IS} = V _{CC} , V _{OS} = V _{EE}	-5V	5V			32	320	μΛ



5.5 Switching Characteristics

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 6-5)

PARAMETER	FROM	то	LOAD		V _{cc}		T _A = 25°C	,	T _A = -40 °C TO 125°C	UNI													
FARAMETER	(INPUT) (OUTPUT) CAPACITANO	CAPACITANCE	V _{EE}	▼cc	MIN	TYP	MAX	MIN MA	Т														
			C _L = 15pF		5V		4			ns													
					2V			60	90														
t_{pd}	IN	OUT		0V	4.5V			12	18														
βū			C _L = 50pF		6V			10	15	ns													
				-4.5 V	4.5V			8	12														
			C _L = 15pF		5V		19																
			OUT $C_L = 50 pF$			C _L = 50pF	C _L = 50pF	C _L = 50pF	DUT		2V			325	490								
t _{en}	ADDRESS												0V	4.5V			45	68	ns				
	SEL or E												6V			38	57						
						-4.5 V	4.5V			32	48												
			C _L = 15pF		5V		27																
			C _L = 50pF	C _L = 50pF	C _L = 50pF		2V			250	400												
t _{dis}		_, = 001				C _L = 50pF	C _L = 50pF	JU 1	C _L = 50pF	C _L = 50pF	Г С _L = 50pF	C _L = 50pF	C _L = 50pF		C _L = 50pF	0V	4.5V			50	68	ns	
	SEL OI E															C _L = 50pF	6V						
												-4.5 V	4.5V			44	55						
Cı	Control		C _L = 50pF					10	10	pF													

5.6 Operating Characteristics

 V_{CC} = 5V, T_A = 25°C, Input t_r , t_f = 6 ns

	PARAMETER				
C _{pd}	Power dissipation capacitance (see ⁽¹⁾)	50	pF		

- (1) C_{pd} is used to determine the dynamic power consumption, per package.
 - $P_D = C_{pd} V_{CC}^2 f_I + \Sigma (C_L + C_S) V_{CC}^2 f_O$
 - f_O = output frequency
 - f_I = input frequency
 - C_L = output load capacitance
 - C_S = switch capacitance
 - V_{CC} = supply voltage

5.7 Analog Channel Characteristics

 $T_A = 25^{\circ}C$

PARAMETER		TEST CONDITIONS	V _{EE}	V _{CC}	MIN	TYP N	IA UNI
C _I	Switch input capacitance					5	pF
C _{COM}	Common output capacitance					25	pF
T	Minimum switch frequency response at −3 dB	See Figure 6-1 and Figure	-2.25V	2.25V		145	— MHz
		5-4, and ⁽¹⁾ and ⁽²⁾	-4.5V	4.5V		180	IVII IZ



5.7 Analog Channel Characteristics (continued)

 $T_A = 25^{\circ}C$

PARAMETER		TEST CONDITIONS	V _{EE}	V _{cc}	MIN TYP	MA X	UNI T
THD	Sine-wave distortion	See Figure 6-2	-2.25V	2.25V	0.03 5		%
			-4.5V	4.5V	0.01 8		70
0	Switch OFF signal feed through	See Figure 6-4 and Figure	-2.25V	2.25V	-73		dB
O _{ISO}		5-5, and ⁽²⁾ and ⁽³⁾	-4.5V	4.5V	-75		ub

- (1) Adjust input voltage to obtain 0 dBm at V_{OS} for f_{IN} = 1MHz.
- (2) V_{IS} is centered at (V_{CC} V_{EE})/2.
- (3) Adjust input for 0 dBm.

5.8 Typical Characteristics




Figure 5-3. Typical on Resistance vs Input Signal Voltage




Figure 5-4. Channel on Bandwidth




Figure 5-5. Channel off Feed-through



6 Parameter Measurement Information




Figure 6-1. Frequency-Response Test Circuit





Figure 6-3. Control to Switch Feed-through Noise Test Circuit



 $f_{IS} = 1 \text{ kHz to } 10 \text{ kHz}$

Figure 6-2. Sine-Wave Distortion Test Circuit







Figure 6-4. Switch off Signal Feed-through Test Circuit





PARA	METER	S1	S2
	tpzH	Open	Closed
ten	tpzL	Closed	Open
tara	t _{PHZ}	Open	Closed
tdis	tpLZ	Closed	Open
tpd		Open	Open





VOLTAGE WAVEFORMS
OUTPUT ENABLE AND DISABLE TIMES

- A. C_L includes probe and test-fixture capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR \leq 1MHz, $Z_O = 50\Omega$, $t_r = 6$ ns.
- D. For clock inputs, f_{max} is measured with the input duty cycle at 50%.
- E. The outputs are measured one at a time with one input transition per measurement.
- F. t_{PLZ} and t_{PHZ} are the same as t_{dis}.
- G. t_{PZL} and t_{PZH} are the same as t_{en}.
- H. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 6-5. Load Circuit and Voltage Waveforms

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated



7 Detailed Description

7.1 Functional Block Diagram




Figure 7-1. Logic Diagram (Positive Logic)

7.2 Device Functional Modes

Table 7-1. Function Table

	IN	IPUTS	ON CHANNEL(S)	
Ē	S ₂	S ₁	S ₀	ON CHANNEL(3)
L	L	L	L	A0
L	L	L	Н	A1
L	L	Н	L	A2
L	L	Н	Н	A3
L	Н	L	L	A4
L	Н	L	Н	A5
L	Н	Н	L	A6
L	Н	Н	Н	A7
Н	X	X	X	None



8 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

8.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

8.2 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

8.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

8.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

8.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

9 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	hanges from Revision A (April 2008) to Revision B (April 2024)	Page
•	Updated the numbering format for tables, figures, and cross-references throughout the document	1
•	Changed M (SOIC, 16) to D (SOIC, 16) to accurately reflect the package drawing	1
•	Changed the package thermal impedance for the D package from: 73°C/W to: 91.6°C/W	3
•	Changed the package thermal impedance for the PW package from: 108°C/W to: 116.5°C/W	3
•	Changed I_{CC} MAX from: $8\mu A$ to: $12\mu A$ when $V_{IS} = V_{EE}$, $V_{OS} = V_{CC}$ at a TA = 25°C	4
•	Changed I_{CC} MAX from: 16 μ A to: 32 μ A when $V_{IS} = V_{CC}$, $V_{OS} = V_{EE}$ at a TA = 25°C	4
•	Changed t_{en} MAX from: 225ns to: 325ns when C_L = 50pF at a TA = 25°C and from: 340ns to: 490ns when t_{en} when t_{en} to: 490ns when t_{en} to:	nen C _L
	= 50pF at a TA = -40°C to 125°C	<mark>5</mark>
•	Changed t_{dis} TYP from: 19ns to: 27ns when C_L = 15pF at a TA = 25°C	5
•	Changed t_{dis} MAX from: 225ns to: 250ns when C_L = 50pF, V_{EE} = 0V, and V_{CC} = 2V at a TA = 25°C, and	l from:
	340ns to: 400ns at a TA = -40°C to 125°C	5
•	Changed t_{dis} MAX from: 45ns to: 50ns when $C_L = 50pF$, $V_{EE} = 0V$, and $V_{CC} = 4.5V$ at a TA = 25°C	5
•	Changed t_{dis} MAX from: 38ns to: 44ns when $C_L = 50pF$, $V_{EE} = 0V$, and $V_{CC} = 6V$ at a TA = 25°C	5
•	Changed t_{dis} MAX from: 32ns to: 44ns when C_L = 50pF, V_{EE} = -4.5V, and V_{CC} = 4.5V at a TA = 25°C, a	nd
	from: 48ns to: 55ns at a TA = -40°C to 125°C	5
•	Removed the TBD E or ADDRESS SEL to switch feed-through noise parameter	5

Submit Document Feedback



10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 8-Nov-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
CD74HC4051QM96G4Q1	Obsolete	Production	SOIC (D) 16	-	-	Call TI	Call TI	-40 to 125	HC4051Q
CD74HC4051QM96Q1	Active	Production	SOIC (D) 16	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HC4051Q
CD74HC4051QM96Q1.A	Active	Production	SOIC (D) 16	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HC4051Q
CD74HC4051QPWRG4Q1	Obsolete	Production	TSSOP (PW) 16	-	-	Call TI	Call TI	-40 to 125	HJ4051Q
CD74HC4051QPWRQ1	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HJ4051Q
CD74HC4051QPWRQ1.A	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HJ4051Q

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



PACKAGE OPTION ADDENDUM

www.ti.com 8-Nov-2025

OTHER QUALIFIED VERSIONS OF CD74HC4051-Q1:

● Catalog : CD74HC4051

● Enhanced Product : CD74HC4051-EP

Military : CD54HC4051

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

• Enhanced Product - Supports Defense, Aerospace and Medical Applications

• Military - QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD74HC4051QPWRQ1	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
CD74HC4051QPWRQ1	TSSOP	PW	16	2000	353.0	353.0	32.0	

D (R-PDS0-G16)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.





SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025