

Data sheet acquired from Harris Semiconductor SCHS200D

November 1997 - Revised October 2003

# High-Speed CMOS Logic Decade Counter/Divider with 10 Decoded Outputs

#### **Features**

- Fully Static Operation
- Buffered Inputs
- Common Reset
- · Positive Edge Clocking
- Typical  $f_{MAX} = 50MHz$  at  $V_{CC} = 5V$ ,  $C_L = 15pF$ ,  $T_A = 25^{\circ}C$
- Fanout (Over Temperature Range)

  - Bus Driver Outputs ...... 15 LSTTL Loads
- Wide Operating Temperature Range . . . -55°C to 125°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- HC Types
  - 2V to 6V Operation
  - High Noise Immunity:  $N_{IL}$  = 30%,  $N_{IH}$  = 30% of  $V_{CC}$  at  $V_{CC}$  = 5V

#### Description

The 'HC4017 is a high speed silicon gate CMOS 5-stage Johnson counter with 10 decoded outputs. Each of the decoded outputs is normally low and sequentially goes high on the low to high transition clock period of the 10 clock period cycle. The CARRY (TC) output transitions low to high after OUTPUT 10 goes from high to low, and can be used in conjunction with the CLOCK ENABLE (CE) to cascade several stages. The CLOCK ENABLE input disables counting when in the high state. A RESET (MR) input is also provided which when taken high sets all the decoded outputs, except "0", low.

The device can drive up to 10 low power Schottky equivalent loads.

#### **Ordering Information**


| PART NUMBER   | TEMP. RANGE<br>(°C) | PACKAGE      |
|---------------|---------------------|--------------|
| CD54HC4017F3A | -55 to 125          | 16 Ld CERDIP |
| CD74HC4017E   | -55 to 125          | 16 Ld PDIP   |
| CD74HC4017M   | -55 to 125          | 16 Ld SOIC   |
| CD74HC4017MT  | -55 to 125          | 16 Ld SOIC   |
| CD74HC4017M96 | -55 to 125          | 16 Ld SOIC   |
| CD74HC4017NSR | -55 to 125          | 16 Ld SOP    |
| CD74HC4017PW  | -55 to 125          | 16 Ld TSSOP  |
| CD74HC4017PWR | -55 to 125          | 16 Ld TSSOP  |

NOTE: When ordering, use the entire part number. The suffixes 96 and R denote tape and reel. The suffix T denotes a small-quantity reel of 250.

#### **Pinout**

CD54HC4017 (CERDIP) CD74HC4017 (PDIP, SOIC, SOP, TSSOP) TOP VIEW

## Functional Diagram



#### TRUTH TABLE

| СР       | CE       | MR OUTPUT STA |                      |  |  |  |
|----------|----------|---------------|----------------------|--|--|--|
| L        | Х        | L             | No Change            |  |  |  |
| Х        | Н        | L             | No Change            |  |  |  |
| X        | Х        | Н             | "0" = H, "1"-"9" = L |  |  |  |
| 1        | L        | L             | Increments Counter   |  |  |  |
| <b>\</b> | Х        | L             | No Change            |  |  |  |
| Х        | 1        | L             | No Change            |  |  |  |
| Н        | <b>\</b> | L             | Increments Counter   |  |  |  |

H = High Level

L = Low Level

↑ = High to Low Transition

↓ = Low to High Transition

X = Don't Care.

 $\dagger$  If n < 5 TC = H, Otherwise = L

## **Absolute Maximum Ratings**

| DC Supply Voltage, V <sub>CC</sub> 0.5V to 7V        |
|--|
| DC Input Diode Current, I <sub>IK</sub>              |
| For $V_I < -0.5V$ or $V_I > V_{CC} + 0.5V$           |
| DC Output Diode Current, I <sub>OK</sub>             |
| For $V_O < -0.5V$ or $V_O > V_{CC} + 0.5V$           |
| DC Output Source or Sink Current per Output Pin, IO  |
| For $V_O > -0.5V$ or $V_O < V_{CC} + 0.5V$           |
| DC $V_{CC}$ or Ground Current, $I_{CC}$ or $I_{GND}$ |

#### **Thermal Information**

| Package Thermal Impedance, $\theta_{JA}$ (see Note 1): |
|--|
| E (PDIP) Package                                       |
| M (SOIC) Package73°C/W                                 |
| NS (SOP) Package                                       |
| PW (TSSOP) Package108 <sup>o</sup> C/W                 |
| Maximum Junction Temperature                           |
| Maximum Storage Temperature Range65°C to 150°C         |
| Maximum Lead Temperature (Soldering 10s)300°C          |
| (SOIC - Lead Tips Only)                                |

## **Operating Conditions**

| Temperature Range, T <sub>A</sub>                           | 55°C to 125°C                        |
|---|--------------------------------------|
| Supply Voltage Range, V <sub>CC</sub>                       |                                      |
| HC Types  | 2V to 6V                             |
| HCT Types   | 4.5V to 5.5V                         |
| DC Input or Output Voltage, V <sub>I</sub> , V <sub>O</sub> | 0V to $V_{\mbox{\footnotesize{CC}}}$ |
| Input Rise and Fall Time                                    |                                      |
| 2V  | 1000ns (Max)                         |
| 4.5V  | 500ns (Max)                          |
| 6V  | 400ns (Max)                          |

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

#### NOTE:

1. The package thermal impedance is calculated in accordance with JESD 51-7.

## **DC Electrical Specifications**

|                             |                 | TES<br>CONDI                       |                     | v <sub>cc</sub> |      | 25°C |      | -40°C T | O 85°C | -55°C T | 4    |       |
|-----------------------------|-----------------|------------------------------------|---------------------|-----------------|------|------|------|---------|--------|---------|------|-------|
| PARAMETER                   | SYMBOL          | V <sub>I</sub> (V)                 | I <sub>O</sub> (mA) | (V)             | MIN  | TYP  | MAX  | MIN     | MAX    | MIN     | MAX  | UNITS |
| High Level Input            | V <sub>IH</sub> | -                                  | -                   | 2               | 1.5  | -    | -    | 1.5     | -      | 1.5     | -    | V     |
| Voltage                     |                 |                                    |                     | 4.5             | 3.15 | -    | -    | 3.15    | -      | 3.15    | -    | V     |
|                             |                 |                                    |                     | 6               | 4.2  | -    | -    | 4.2     | -      | 4.2     | -    | V     |
| Low Level Input<br>Voltage  | V <sub>IL</sub> | -                                  | -                   | 2               | -    | -    | 0.5  | -       | 0.5    | -       | 0.5  | V     |
|                             |                 |                                    |                     | 4.5             | -    | -    | 1.35 | -       | 1.35   | -       | 1.35 | V     |
|                             |                 |                                    |                     | 6               | -    | -    | 1.8  | -       | 1.8    | -       | 1.8  | V     |
| High Level Output           | V <sub>OH</sub> | V <sub>IH</sub> or V <sub>IL</sub> | -0.02               | 2               | 1.9  | -    | -    | 1.9     | -      | 1.9     | -    | V     |
| Voltage<br>CMOS Loads       |                 |                                    | -0.02               | 4.5             | 4.4  | -    | -    | 4.4     | -      | 4.4     | -    | V     |
| OWOO LOAGS                  |                 |                                    | -0.02               | 6               | 5.9  | -    | -    | 5.9     | -      | 5.9     | -    | V     |
| High Level Output           | 1               |                                    | -                   | -               | -    | -    | -    | -       | -      | -       | -    | V     |
| Voltage<br>TTL Loads        |                 |                                    | -4                  | 4.5             | 3.98 | -    | -    | 3.84    | -      | 3.7     | -    | V     |
| TTE Education               |                 |                                    | -5.2                | 6               | 5.48 | -    | -    | 5.34    | -      | 5.2     | -    | V     |
| Low Level Output            | V <sub>OL</sub> | V <sub>IH</sub> or V <sub>IL</sub> | 0.02                | 2               | -    | -    | 0.1  | -       | 0.1    | -       | 0.1  | V     |
| Voltage<br>CMOS Loads       |                 |                                    | 0.02                | 4.5             | -    | -    | 0.1  | -       | 0.1    | -       | 0.1  | V     |
| OMOO Edado                  |                 |                                    | 0.02                | 6               | -    | -    | 0.1  | -       | 0.1    | -       | 0.1  | V     |
| Low Level Output            | 1               |                                    | -                   | -               | -    | -    | -    | -       | -      | -       | -    | V     |
| Voltage<br>TTL Loads        |                 |                                    | 4                   | 4.5             | -    | -    | 0.26 | -       | 0.33   | -       | 0.4  | V     |
| TTL LOads                   |                 |                                    | 5.2                 | 6               | -    | -    | 0.26 | -       | 0.33   | -       | 0.4  | V     |
| Input Leakage<br>Current    | II              | V <sub>CC</sub> or<br>GND          | -                   | 6               | -    | -    | ±0.1 | -       | ±1     | -       | ±1   | μΑ    |
| Quiescent Device<br>Current | Icc             | V <sub>CC</sub> or<br>GND          | 0                   | 6               | -    | -    | 8    | -       | 80     | -       | 160  | μΑ    |

## **Prerequisite for Switching Specifications**

|                 |                  | TEST       | v <sub>cc</sub> |     | 25°C |     | -40°C 1 | O 85°C | -55°C TO 125°C |     |       |
|-----------------|------------------|------------|-----------------|-----|------|-----|---------|--------|----------------|-----|-------|
| PARAMETER       | SYMBOL           | CONDITIONS | (V)             | MIN | TYP  | MAX | MIN     | MAX    | MIN            | MAX | UNITS |
| Maximum Clock   | f <sub>MAX</sub> | -          | 2               | 6   | -    | -   | 5       | -      | 4              | -   | MHz   |
| Frequency       |                  |            | 4.5             | 30  | -    | -   | 35      | -      | 20             | -   | MHz   |
|                 |                  |            | 6               | 35  | -    | -   | 49      | -      | 23             | -   | MHz   |
| CP Pulse Width  | t <sub>W</sub>   | -          | 2               | 80  | -    | -   | 100     | -      | 120            | -   | ns    |
|                 |                  |            | 4.5             | 16  | -    | -   | 20      | -      | 24             | -   | ns    |
|                 |                  |            | 6               | 14  | -    | -   | 17      | -      | 20             | -   | ns    |
| MR Pulse Width  | t <sub>W</sub>   | -          | 2               | 80  | -    | -   | 100     | -      | 120            | -   | ns    |
|                 |                  |            | 4.5             | 16  | -    | -   | 20      | -      | 24             | -   | ns    |
|                 |                  |            | 6               | 14  | -    | -   | 17      | -      | 20             | -   | ns    |
| Set-up Time,    | t <sub>SU</sub>  | -          | 2               | 75  | -    | -   | 95      | -      | 110            | -   | ns    |
| CE to CP        |                  |            | 4.5             | 15  | -    | -   | 19      | -      | 22             | -   | ns    |
|                 |                  |            | 6               | 13  | -    | -   | 16      | -      | 19             | -   | ns    |
| Hold Time,      | t <sub>H</sub>   | -          | 2               | 0   | -    | -   | 0       | -      | 0              | -   | ns    |
| CE to CP        |                  |            | 4.5             | 0   | -    | -   | 0       | -      | 0              | -   | ns    |
|                 |                  |            | 6               | 0   | -    | -   | 0       | -      | 0              | -   | ns    |
| MR Removal Time | t <sub>REM</sub> | -          | 2               | 5   | -    | -   | 5       | -      | 5              | -   | ns    |
|                 |                  |            | 4.5             | 5   | -    | -   | 5       | -      | 5              | -   | ns    |
|                 |                  |            | 6               | 5   | -    | -   | 5       | -      | 5              | -   | ns    |

## Switching Specifications Input $t_r$ , $t_f = 6ns$

|                    |                    | TEST                  | V <sub>CC</sub> |     | 25°C |     |     | C TO<br>°C | -55°C TO 125°C |     | - 1   |
|--------------------|--------------------|-----------------------|-----------------|-----|------|-----|-----|------------|----------------|-----|-------|
| PARAMETER          | SYMBOL             | CONDITIONS            | (V)             | MIN | TYP  | MAX | MIN | MAX        | MIN            | MAX | UNITS |
| Propagation Delay  | t <sub>PLH,</sub>  | C <sub>L</sub> = 50pF | 2               | -   | -    | 230 | -   | 290        | -              | 345 | ns    |
| CP to any Dec. Out | t <sub>PHL</sub>   | C <sub>L</sub> = 50pF | 4.5             | -   | -    | 46  | -   | 58         | -              | 69  | ns    |
|                    |                    | C <sub>L</sub> = 15pF | 5               | -   | 19   | -   | -   | -          | -              | -   | ns    |
|                    |                    | C <sub>L</sub> = 50pF | 6               | -   | -    | 39  | -   | 49         | -              | 59  | ns    |
| CP to TC           | t <sub>PLH,</sub>  | C <sub>L</sub> = 50pF | 2               | -   | -    | 230 | -   | 290        | -              | 345 | ns    |
|                    | <sup>t</sup> PHL   | C <sub>L</sub> = 50pF | 4.5             | -   | -    | 46  | -   | 58         | -              | 69  | ns    |
|                    |                    | C <sub>L</sub> = 15pF | 5               | -   | 19   | -   | -   | -          | -              | -   | ns    |
|                    |                    | C <sub>L</sub> = 50pF | 6               | -   | -    | 39  | -   | 49         | -              | 59  | ns    |
| CE to any Dec. Out | t <sub>PLH,</sub>  | C <sub>L</sub> = 50pF | 2               | -   | -    | 250 | -   | 315        | -              | 375 | ns    |
|                    |                    | C <sub>L</sub> = 50pF | 4.5             | -   | -    | 50  | -   | 63         | -              | 75  | ns    |
|                    |                    | C <sub>L</sub> = 15pF | 5               | -   | 21   | -   | -   | -          | -              | -   | ns    |
|                    |                    | C <sub>L</sub> = 50pF | 6               | -   | -    | 43  | -   | 54         | -              | 64  | ns    |
| CE to TC           | t <sub>PLH</sub> , | C <sub>L</sub> = 50pF | 2               | -   | -    | 250 | -   | 315        | -              | 375 | ns    |
|                    | t <sub>PHL</sub>   | C <sub>L</sub> = 50pF | 4.5             | -   | -    | 50  | -   | 63         | -              | 75  | ns    |
|                    |                    | C <sub>L</sub> = 15pF | 5               | -   | 21   | -   | -   | -          | -              | -   | ns    |
|                    |                    | C <sub>L</sub> = 50pF | 6               | -   | -    | 43  | -   | 54         | -              | 64  | ns    |


#### Switching Specifications Input $t_r$ , $t_f = 6ns$ (Continued)

|  |                                     | TEST                  | V <sub>CC</sub> | 25°C |     |     | -40°C TO<br>85°C |     | -55°C TO 125°C |     |       |
|--|-------------------------------------|-----------------------|-----------------|------|-----|-----|------------------|-----|----------------|-----|-------|
| PARAMETER                                  | SYMBOL                              | CONDITIONS            | (V)             | MIN  | TYP | MAX | MIN              | MAX | MIN            | MAX | UNITS |
| MR to any Dec. Out                         | <sup>t</sup> PLH,                   | C <sub>L</sub> = 50pF | 2               | -    | -   | 230 | -                | 290 | -              | 345 | ns    |
|  | t <sub>PHL</sub>                    | C <sub>L</sub> = 50pF | 4.5             | -    | -   | 46  | -                | 58  | -              | 69  | ns    |
|  |                                     | C <sub>L</sub> = 15pF | 5               | -    | 19  | -   | -                | -   | -              | -   | ns    |
|  |                                     | C <sub>L</sub> = 50pF | 6               | -    | -   | 39  | -                | 49  | -              | 59  | ns    |
| MR to TC                                   | t <sub>PLH</sub> ,                  | C <sub>L</sub> = 50pF | 2               | -    | -   | 230 | -                | 290 | -              | 345 | ns    |
|  | <sup>†</sup> PHL                    | C <sub>L</sub> = 50pF | 4.5             | -    | -   | 46  | -                | 58  | -              | 69  | ns    |
|  |                                     | C <sub>L</sub> = 15pF | 5               | -    | 19  | -   | -                | -   | -              | -   | ns    |
|  |                                     | C <sub>L</sub> = 50pF | 6               | -    | -   | 39  | -                | 49  | -              | 59  | ns    |
| Transition Time TC, Dec. Out               | t <sub>TLH</sub> , t <sub>THL</sub> | C <sub>L</sub> = 50pF | 2               | -    | -   | 75  | -                | 95  | -              | 110 | ns    |
|  |                                     | C <sub>L</sub> = 50pF | 4.5             | -    | -   | 15  | -                | 19  | -              | 22  | ns    |
|  |                                     | C <sub>L</sub> = 50pF | 6               | -    | -   | 13  | -                | 16  | -              | 19  | ns    |
| Input Capacitance                          | C <sub>IN</sub>                     | C <sub>L</sub> = 50pF | -               | -    | -   | 10  | -                | 10  | -              | 10  | pF    |
| Maximum CP Frequency                       | f <sub>MAX</sub>                    | C <sub>L</sub> = 15pF | 5               | -    | 60  | -   | -                | -   | -              | -   | MHz   |
| Power Dissipation Capacitance (Notes 2, 3) | C <sub>PD</sub>                     | C <sub>L</sub> = 15pF | 5               | -    | 39  | -   | ı                | -   | -              | -   | pF    |

#### NOTES:

- 2.  $C_{\mbox{\scriptsize PD}}$  is used to determine the dynamic power consumption, per package.
- 3.  $P_{D} = V_{CC}^{2} \, f_{i} \, \Sigma \\ \in \, C_{L} \, V_{CC}^{2} \, fo \, \, where \, f_{i} = input \, frequency, \, f_{0} = output \, frequency, \, C_{L} = output \, load \, capacitance, \, V_{CC} = supply \, voltage.$

#### Test Circuits and Waveforms



NOTE: Outputs should be switching from 10%  $V_{CC}$  to 90%  $V_{CC}$  in accordance with device truth table. For  $f_{MAX}$ , input duty cycle = 50%.

FIGURE 1. HC CLOCK PULSE RISE AND FALL TIMES AND PULSE WIDTH




FIGURE 2. HC TRANSITION TIMES AND PROPAGATION DELAY TIMES, COMBINATION LOGIC

## Test Circuits and Waveforms (Continued)





FIGURE 3. HC SETUP TIMES, HOLD TIMES, REMOVAL TIME, AND PROPAGATION DELAY TIMES FOR EDGE TRIGGERED SEQUENTIAL LOGIC CIRCUITS

## Timing Diagrams



www.ti.com

11-Nov-2025

#### PACKAGING INFORMATION

| Orderable part number | Status   | Material type | Package   Pins  | Package qty   Carrier | RoHS | Lead finish/<br>Ball material | MSL rating/<br>Peak reflow | Op temp (°C) | Part marking |
|-----------------------|----------|---------------|-----------------|-----------------------|------|-------------------------------|----------------------------|--------------|--------------|
|                       | (1)      | (2)           |                 |                       | (5)  | (4)                           | (5)                        |              | (0)          |
| CD74HC4017E           | Active   | Production    | PDIP (N)   16   | 25   TUBE             | Yes  | NIPDAU                        | N/A for Pkg Type           | -55 to 125   | CD74HC4017E  |
| CD74HC4017E.A         | Active   | Production    | PDIP (N)   16   | 25   TUBE             | Yes  | NIPDAU                        | N/A for Pkg Type           | -55 to 125   | CD74HC4017E  |
| CD74HC4017EE4         | Active   | Production    | PDIP (N)   16   | 25   TUBE             | Yes  | NIPDAU                        | N/A for Pkg Type           | -55 to 125   | CD74HC4017E  |
| CD74HC4017M           | Obsolete | Production    | SOIC (D)   16   | -                     | -    | Call TI                       | Call TI                    | -55 to 125   | HC4017M      |
| CD74HC4017M96         | Active   | Production    | SOIC (D)   16   | 2500   LARGE T&R      | Yes  | NIPDAU                        | Level-1-260C-UNLIM         | -55 to 125   | HC4017M      |
| CD74HC4017M96.A       | Active   | Production    | SOIC (D)   16   | 2500   LARGE T&R      | Yes  | NIPDAU                        | Level-1-260C-UNLIM         | -55 to 125   | HC4017M      |
| CD74HC4017MT          | Obsolete | Production    | SOIC (D)   16   | -                     | -    | Call TI                       | Call TI                    | -55 to 125   | HC4017M      |
| CD74HC4017NSR         | Active   | Production    | SOP (NS)   16   | 2000   LARGE T&R      | Yes  | NIPDAU                        | Level-1-260C-UNLIM         | -55 to 125   | HC4017M      |
| CD74HC4017NSR.A       | Active   | Production    | SOP (NS)   16   | 2000   LARGE T&R      | Yes  | NIPDAU                        | Level-1-260C-UNLIM         | -55 to 125   | HC4017M      |
| CD74HC4017PW          | Obsolete | Production    | TSSOP (PW)   16 | -                     | -    | Call TI                       | Call TI                    | -55 to 125   | HJ4017       |
| CD74HC4017PWR         | Active   | Production    | TSSOP (PW)   16 | 2000   LARGE T&R      | Yes  | NIPDAU                        | Level-1-260C-UNLIM         | -55 to 125   | HJ4017       |
| CD74HC4017PWR.A       | Active   | Production    | TSSOP (PW)   16 | 2000   LARGE T&R      | Yes  | NIPDAU                        | Level-1-260C-UNLIM         | -55 to 125   | HJ4017       |
| CD74HC4017PWRE4       | Active   | Production    | TSSOP (PW)   16 | 2000   LARGE T&R      | Yes  | NIPDAU                        | Level-1-260C-UNLIM         | -55 to 125   | HJ4017       |
| CD74HC4017PWT         | Obsolete | Production    | TSSOP (PW)   16 | -                     | -    | Call TI                       | Call TI                    | -55 to 125   | HJ4017       |

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

## PACKAGE OPTION ADDENDUM

www.ti.com 11-Nov-2025

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF CD74HC4017:

Automotive: CD74HC4017-Q1

Enhanced Product : CD74HC4017-EP

Military: CD54HC4017

#### NOTE: Qualified Version Definitions:


- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Enhanced Product Supports Defense, Aerospace and Medical Applications
- Military QML certified for Military and Defense Applications

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 24-Jul-2025


#### TAPE AND REEL INFORMATION





| A0 | Dimension designed to accommodate the component width     |
|----|---|
| В0 | Dimension designed to accommodate the component length    |
| K0 | Dimension designed to accommodate the component thickness |
| W  | Overall width of the carrier tape                         |
| P1 | Pitch between successive cavity centers                   |


#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

| Device        | Package<br>Type | Package<br>Drawing |    | SPQ  | Reel<br>Diameter<br>(mm) | Reel<br>Width<br>W1 (mm) | A0<br>(mm) | B0<br>(mm) | K0<br>(mm) | P1<br>(mm) | W<br>(mm) | Pin1<br>Quadrant |
|---------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| CD74HC4017M96 | SOIC            | D                  | 16 | 2500 | 330.0                    | 16.4                     | 6.5        | 10.3       | 2.1        | 8.0        | 16.0      | Q1               |
| CD74HC4017NSR | SOP             | NS                 | 16 | 2000 | 330.0                    | 16.4                     | 8.1        | 10.4       | 2.5        | 12.0       | 16.0      | Q1               |
| CD74HC4017PWR | TSSOP           | PW                 | 16 | 2000 | 330.0                    | 12.4                     | 6.9        | 5.6        | 1.6        | 8.0        | 12.0      | Q1               |

www.ti.com 24-Jul-2025




#### \*All dimensions are nominal

| Device        | Package Type | Package Drawing Pin |    | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|---------------|--------------|---------------------|----|------|-------------|------------|-------------|
| CD74HC4017M96 | SOIC         | D                   | 16 | 2500 | 353.0       | 353.0      | 32.0        |
| CD74HC4017NSR | SOP          | NS                  | 16 | 2000 | 353.0       | 353.0      | 32.0        |
| CD74HC4017PWR | TSSOP        | PW                  | 16 | 2000 | 353.0       | 353.0      | 32.0        |

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 24-Jul-2025

#### **TUBE**



\*All dimensions are nominal

| Device        | Package Name | Package Type | Pins | SPQ | L (mm) | W (mm) | T (µm) | B (mm) |
|---------------|--------------|--------------|------|-----|--------|--------|--------|--------|
| CD74HC4017E   | N            | PDIP         | 16   | 25  | 506    | 13.97  | 11230  | 4.32   |
| CD74HC4017E   | N            | PDIP         | 16   | 25  | 506    | 13.97  | 11230  | 4.32   |
| CD74HC4017E.A | N            | PDIP         | 16   | 25  | 506    | 13.97  | 11230  | 4.32   |
| CD74HC4017E.A | N            | PDIP         | 16   | 25  | 506    | 13.97  | 11230  | 4.32   |
| CD74HC4017EE4 | N            | PDIP         | 16   | 25  | 506    | 13.97  | 11230  | 4.32   |
| CD74HC4017EE4 | N            | PDIP         | 16   | 25  | 506    | 13.97  | 11230  | 4.32   |

## D (R-PDS0-G16)

## PLASTIC SMALL OUTLINE




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.





SMALL OUTLINE PACKAGE




- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.




SMALL OUTLINE PACKAGE



- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



## N (R-PDIP-T\*\*)

## PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





SOP




- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.




SOF



- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOF



- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025