



Data sheet acquired from Harris Semiconductor SCHS198C

November 1997 - Revised May 2003

High Speed CMOS Logic Dual 4-Stage Static Shift Register

Features

- Maximum Frequency, Typically 60MHz
 C_L = 15pF, V_{CC} = 5V, T_A = 25°C
- · Positive-Edge Clocking
- Overriding Reset
- · Buffered Inputs and Outputs
- Fanout (Over Temperature Range)
- Wide Operating Temperature Range ... -55°C to 125°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- HC Types
 - 2V to 6V Operation
 - High Noise Immunity: N_{IL} = 30%, N_{IH} = 30% of V_{CC} at V_{CC} = 5V

Description

The 'HC4015 consists of two identical, independent, 4-stage serial-input/parallel-output registers. Each register has independent Clock (CP) and Reset (MR) inputs as well as a single serial Data input. "Q" outputs are available from each of the four stages on both registers. All register stages are D-type, master-slave flip-flops. The logic level present at the Data input is transferred into the first register stage and shifted over one stage at each positive- going clock transition. Resetting of all stages is accomplished by a high level on the reset line.


The device can drive up to 10 low power Schottky equivalent loads. The 'HC4015 is an enhanced version of equivalent CMOS types.

Ordering Information


| PART NUMBER | TEMP. RANGE (°C) | PACKAGE |
|---------------|------------------|--------------|
| CD54HC4015F3A | -55 to 125 | 16 Ld CERDIP |
| CD74HC4015E | -55 to 125 | 16 Ld PDIP |
| CD74HC4015M | -55 to 125 | 16 Ld SOIC |

Pinout

CD54HC4015 (CERDIP) CD74HC4015 (PDIP, SOIC) TOP VIEW



Functional Diagram



TRUTH TABLE

| | INPUTS | | OUTPUTS | | | | | | | |
|--------------|--------|---|----------------|-----------------|-----------------|-----------------|--|--|--|--|
| СР | D | R | Q ₀ | Q ₁ | Q ₂ | Q_3 | | | | |
| 1 | I | L | L | q' ₀ | q' ₁ | q' ₂ | | | | |
| 1 | h | L | Н | q' ₀ | q' ₁ | q' ₂ | | | | |
| \downarrow | Х | L | q'o | q' ₁ | q' ₂ | q'3 | | | | |
| Х | Х | Н | L | L | L | L | | | | |

H = High Voltage Level

h = High Voltage Level One Set-up Time Prior to the Low to High Clock Transition

L = Low Voltage Level

I = Low Voltage Level One Set-up Time Prior to the Low to High Clock Transition

X = Don't Care.

↑ = Low to High Clock Transition

 \downarrow = High to Low Clock Transition

 q'_n = Lower case letters indicate the state of the referenced output one set-up time prior to the Low to High clock transition.

CD54HC4015, CD74HC4015

Absolute Maximum Ratings Thermal Information θ_{JA} (°C/W) DC Supply Voltage, V_{CC}-0.5V to 7V Thermal Resistance (Typical, Note 1) DC Input Diode Current, I_{IK} M (SOIC) Package..... DC Output Diode Current, IOK For $V_O < -0.5V$ or $V_O > V_{CC} + 0.5V$±20mA Maximum Storage Temperature Range-65°C to 150°C DC Output Source or Sink Current per Output Pin, IO Maximum Lead Temperature (Soldering 10s)......300°C For $V_O > -0.5V$ or $V_O < V_{CC} + 0.5V$ ± 25 mA (SOIC - Lead Tips Only) **Operating Conditions** Temperature Range, T_A -55°C to 125°C Supply Voltage Range, V_{CC} HC Types2V to 6V DC Input or Output Voltage, V_I, V_O 0V to V_{CC} Input Rise and Fall Time 4.5V...... 500ns (Max)

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE

1. The package thermal impedance is calculated in accordance with JESD 51-7.

DC Electrical Specifications

| | | | TEST CONDITIONS | | | 25°C | | | -40°C TO 85°C | | -55°C TO 125°C | | | |
|-----------------------------|-----------------|------------------------------------|---------------------|------------------------|------|------|------|------|---------------|------|----------------|-------|-----|---|
| PARAMETER | SYMBOL | V _I (V) | I _O (mA) | V _{CC} (V) | MIN | TYP | MAX | MIN | MAX | MIN | MAX | UNITS | | |
| High Level Input | V _{IH} | - | - | 2 | 1.5 | - | - | 1.5 | - | 1.5 | - | V | | |
| Voltage | | | | 4.5 | 3.15 | - | - | 3.15 | - | 3.15 | - | V | | |
| | | | | 6 | 4.2 | - | - | 4.2 | - | 4.2 | - | V | | |
| Low Level Input | V _{IL} | - | - | 2 | - | - | 0.5 | - | 0.5 | - | 0.5 | V | | |
| Voltage | | | | 4.5 | - | - | 1.35 | - | 1.35 | - | 1.35 | V | | |
| | | | | 6 | - | - | 1.8 | - | 1.8 | - | 1.8 | V | | |
| High Level Output | V _{OH} | V _{IH} or V _{IL} | -0.02 | 2 | 1.9 | - | - | 1.9 | - | 1.9 | - | V | | |
| Voltage CMOS Loads | | | -0.02 | 4.5 | 4.4 | - | - | 4.4 | - | 4.4 | - | V | | |
| | | | -0.02 | 6 | 5.9 | - | - | 5.9 | - | 5.9 | - | V | | |
| High Level Output | 7 | | - | - | - | - | - | - | - | - | - | V | | |
| Voltage TTL Loads | | | -4 | 4.5 | 3.98 | - | - | 3.84 | - | 3.7 | - | V | | |
| | | | -5.2 | 6 | 5.48 | - | - | 5.34 | - | 5.2 | - | V | | |
| Low Level Output | V _{OL} | V _{IH} or V _{IL} | 0.02 | 2 | - | - | 0.1 | - | 0.1 | - | 0.1 | V | | |
| Voltage CMOS Loads | | | 0.02 | 4.5 | - | - | 0.1 | - | 0.1 | - | 0.1 | V | | |
| 55 ±5445 | | | | | 0.02 | 6 | - | - | 0.1 | - | 0.1 | - | 0.1 | V |
| Low Level Output | 1 | | | - | - | - | - | - | - | - | - | - | V | |
| Voltage TTL Loads | | | 4 | 4.5 | - | - | 0.26 | - | 0.33 | - | 0.4 | V | | |
| 112 2000 | | | 5.2 | 6 | - | - | 0.26 | - | 0.33 | - | 0.4 | V | | |
| Input Leakage Current | Ι _Ι | V _{CC} or GND | - | 6 | - | - | ±0.1 | - | ±1 | - | ±1 | μА | | |
| Quiescent Device Current | Icc | V _{CC} or GND | 0 | 6 | - | - | 8 | - | 80 | - | 160 | μА | | |

CD54HC4015, CD74HC4015

Prerequisite for Switching Specifications

| | | | | °С | -40°C T | O 85°C | -55°C T | | |
|-------------------------------|------------------|---------------------|-----|-----|---------|--------|---------|-----|-------|
| PARAMETER | SYMBOL | V _{CC} (V) | MIN | MAX | MIN | MAX | MIN | MAX | UNITS |
| Maximum Clock | f _{MAX} | 2 | 6 | - | 5 | - | 4 | - | MHz |
| Frequency | | 4.5 | 30 | - | 24 | - | 20 | - | MHz |
| | | 6 | 35 | - | 28 | - | 24 | - | MHz |
| Clock Pulse Width | t _W | 2 | 80 | - | 100 | - | 120 | - | ns |
| | | 4.5 | 16 | - | 20 | - | 24 | - | ns |
| | | 6 | 14 | - | 17 | - | 20 | - | ns |
| MR Pulse Width | t _W | 2 | 150 | - | 190 | - | 225 | - | ns |
| | | 4.5 | 30 | - | 38 | - | 45 | - | ns |
| | | 6 | 26 | - | 33 | - | 38 | - | ns |
| MR Recovery Time | t _{REC} | 2 | 50 | - | 65 | - | 75 | - | ns |
| | | 4.5 | 10 | - | 13 | - | 15 | - | ns |
| | | 6 | 9 | - | 11 | - | 13 | - | ns |
| Set-up Time, Data-In to CP | tsul, tsuh | 2 | 60 | - | 75 | - | 90 | - | ns |
| | | 4.5 | 12 | - | 15 | - | 18 | - | ns |
| | | 6 | 10 | - | 13 | - | 15 | - | ns |
| Hold Time, | tH | 2 | 0 | - | 0 | - | 0 | - | ns |
| Data-In to CP | | 4.5 | 0 | - | 0 | - | 0 | - | ns |
| | | 6 | 0 | - | 0 | - | 0 | - | ns |

Switching Specifications Input t_r , $t_f = 6ns$

| | | TEST V _{CC} 25°C | | | -40°C T | O 85°C | -55°C T | | | | |
|--|-------------------------------------|---------------------------|-----|-----|---------|--------|---------|-----|-----|-----|-------|
| PARAMETER | SYMBOL | CONDITIONS | (V) | MIN | TYP | MAX | MIN | MAX | MIN | MAX | UNITS |
| Propagation Delay (Figure 1) | t _{PLH,} | C _L = 50pF | 2 | - | - | 175 | - | 220 | - | 270 | ns |
| Clock to Q _n | t _{PHL} | | 4.5 | - | - | 35 | - | 44 | - | 54 | ns |
| | | C _L =15pF | 5 | - | 14 | - | - | - | - | - | ns |
| | | C _L = 50pF | 6 | - | - | 30 | - | 37 | - | 46 | ns |
| MR to Q _n , (Clock High) | t _{PLH} , | C _L = 50pF | 2 | - | - | 275 | - | 345 | - | 415 | ns |
| | t _{PHL} | | 4.5 | - | - | 55 | - | 64 | - | 83 | ns |
| | | C _L =15pF | | | 25 | - | - | - | - | - | ns |
| | | C _L = 50pF | 6 | - | - | 47 | - | 54 | - | 71 | ns |
| MR to Q _n , (Clock Low) | t _{PLH,} t _{PHL} | C _L = 50pF | 2 | - | - | 325 | - | 400 | - | 490 | ns |
| | | | 4.5 | - | - | 65 | - | 81 | - | 98 | ns |
| | | C _L =15pF | | | 25 | - | - | - | - | - | ns |
| | | C _L = 50pF | 6 | - | - | 55 | - | 69 | - | 83 | ns |
| Output Transition Time | t _{TLH} , t _{THL} | C _L = 50pF | 2 | - | - | 75 | - | 95 | - | 110 | ns |
| (Figure 1) | | | 4.5 | - | - | 15 | - | 19 | - | 22 | ns |
| | | | 6 | - | - | 13 | - | 16 | - | 19 | ns |
| Input Capacitance | C _{IN} | C _L = 50pF | - | - | - | 10 | - | 10 | - | 10 | pF |
| Maximum Clock Frequency | f _{MAX} | C _L =15pF | 5 | - | 60 | - | - | - | - | - | MHz |
| Power Dissipation Capacitance (Notes 2, 3) | C _{PD} | C _L =15pF | 5 | - | 43 | - | - | - | - | - | pF |

- 2. C_{PD} is used to determine the dynamic power consumption, per shift register.

 3. $P_D = V_{CC}^2 f_i + \sum C_L V_{CC}^2$ where f_i = Input Frequency, C_L = Output Load Capacitance, V_{CC} = Supply Voltage.

Test Circuit and Waveform




FIGURE 1. HC SETUP TIMES, HOLD TIMES, REMOVAL TIME, AND PROPAGATION DELAY TIMES FOR EDGE TRIGGERED SEQUENTIAL LOGIC CIRCUITS

www.ti.com 11-Nov-2025

PACKAGING INFORMATION

| Orderable part number | Status | Material type | Package Pins | Package qty Carrier | RoHS | Lead finish/ | MSL rating/ | Op temp (°C) | Part marking |
|-----------------------|--------|---------------|----------------|-----------------------|------|---------------|--------------------|--------------|---------------------------------|
| | (1) | (2) | | | (3) | Ball material | Peak reflow | | (6) |
| | | | | | | (4) | (5) | | |
| 5962-8995301EA | Active | Production | CDIP (J) 16 | 25 TUBE | No | SNPB | N/A for Pkg Type | -55 to 125 | 5962-8995301EA CD54HC4015F3A |
| CD54HC4015F3A | Active | Production | CDIP (J) 16 | 25 TUBE | No | SNPB | N/A for Pkg Type | -55 to 125 | 5962-8995301EA CD54HC4015F3A |
| CD54HC4015F3A.A | Active | Production | CDIP (J) 16 | 25 TUBE | No | SNPB | N/A for Pkg Type | -55 to 125 | 5962-8995301EA CD54HC4015F3A |
| CD74HC4015E | Active | Production | PDIP (N) 16 | 25 TUBE | Yes | NIPDAU | N/A for Pkg Type | -55 to 125 | CD74HC4015E |
| CD74HC4015E.A | Active | Production | PDIP (N) 16 | 25 TUBE | Yes | NIPDAU | N/A for Pkg Type | -55 to 125 | CD74HC4015E |
| CD74HC4015M | Active | Production | SOIC (D) 16 | 40 TUBE | Yes | NIPDAU | Level-1-260C-UNLIM | -55 to 125 | HC4015M |
| CD74HC4015M.A | Active | Production | SOIC (D) 16 | 40 TUBE | Yes | NIPDAU | Level-1-260C-UNLIM | -55 to 125 | HC4015M |

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE OPTION ADDENDUM

www.ti.com 11-Nov-2025

and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF CD54HC4015, CD74HC4015:

Catalog : CD74HC4015

Military: CD54HC4015

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 23-May-2025

TUBE



*All dimensions are nominal

| Device | Package Name | Package Type | Pins | SPQ | L (mm) | W (mm) | T (µm) | B (mm) |
|---------------|--------------|--------------|------|-----|--------|--------|--------|--------|
| CD74HC4015E | N | PDIP | 16 | 25 | 506 | 13.97 | 11230 | 4.32 |
| CD74HC4015E | N | PDIP | 16 | 25 | 506 | 13.97 | 11230 | 4.32 |
| CD74HC4015E.A | N | PDIP | 16 | 25 | 506 | 13.97 | 11230 | 4.32 |
| CD74HC4015E.A | N | PDIP | 16 | 25 | 506 | 13.97 | 11230 | 4.32 |
| CD74HC4015M | D | SOIC | 16 | 40 | 507 | 8 | 3940 | 4.32 |
| CD74HC4015M.A | D | SOIC | 16 | 40 | 507 | 8 | 3940 | 4.32 |

D (R-PDS0-G16)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025