SCHS251E - NOVEMBER 1998 - REVISED JANUARY 2025

CDx4AC283, CDx4ACT283 4-Bit Binary Fill Adder with Fast Carry

1 Features

- **Buffered** inputs
- Exceeds 2kV ESD protection MIL-STD-883, method 3015
- SCR-latchup-resistant CMOS process and circuit
- Speed of bipolar FAST™/AS/S with significantly reduced power consumption
- Balanced propagation delays
- AC types feature 1.5V to 5.5V operation and balanced noise immunity at 30% of the supply
- ±24mA output drive current
 - Fanout to 15 FAST™ ICs
 - Drives 50Ω transmission lines

2 Description

The 'AC283 and 'ACT283 4-bit binary adders with fast carry that utilize Advanced CMOS Logic technology. These devices add two 4-bit binary numbers and generate a carryout bit if the sum exceeds 15.

Because of the symmetry of the add function, this device can be used with either all active-HIGH operands (positive logic) or with all active-LOW operands (negative logic). When using positive logic, the carry-in input must be tied LOW if there is no carry-in.

Device Information

PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE(2)	BODY SIZE(3)		
CDx4AC283/	D (SOIC,16)	9.9mm x 6mm	9.9mm x 3.90mm		
CDx4ACT283	N (PDIP,16)	19.3mm x 9.4mm	19.3mm x 6.35mm		

- (1) For more information, see Mechanical, Packaging, and Orderable Information.
- The package size (length × width) is a nominal value and includes pins, where applicable.
- The body size (length × width) is a nominal value and does not include pins.






Table of Contents

1 Features1	7 Application and Implementation10
2 Description1	• • • • • • • • • • • • • • • • • • • •
3 Pin Configuration and Functions3	
4 Specifications4	
4.1 Absolute Maximum Ratings4	8.1 Documentation Support12
4.2 ESD Ratings4	
4.3 Recommended Operating Conditions4	·
4.4 Thermal Information4	
4.5 DC Electrical Specifications5	8.5 Electrostatic Discharge Caution12
4.6 Switching Specifications7	
5 Parameter Measurement Information8	
6 Detailed Description9	
6.1 Overview9	
6.2 Functional Block Diagram9	



3 Pin Configuration and Functions




Figure 3-1. CD54AC283, CD54ACT283 J Package; CD74AC283, CD74ACT283 D or N Package; 16-Pin CDIP, PDIP, or SOIC (Top View)

Table 3-1. Pin Functions

PIN	l	TYPE(1)	DESCRIPTION
NAME	NO.	- ITPE	DESCRIPTION
S1	1	0	Sum output 1
B1	2	I	1 bit input for binary number B
A1	3	I	1 bit input for binary number A
S0	4	0	Sum output 0
A0	5	I	0 bit input for binary number A
В0	6	I	0 bit input for binary number B
C _{IN}	7	I	Carry input
GND	8	G	Ground
C _{OUT}	9	0	Carry output
S3	10	0	Sum output 3
В3	11	I	3 bit input for binary number B
A3	12	I	3 bit input for binary number A
S2	13	0	Sum output 2
A2	14	I	2 bit input for binary number A
B2	15	I	2 bit input for binary number B
V _{CC}	14	Р	V _{CC}

⁽¹⁾ I = Input, O = Output, I/O = Input or Output, G = Ground, P = Power.



4 Specifications

4.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V _{CC}	DC Supply Voltage		-0.5	6	V
I _{IK}	DC Input Diode Current	For V ₁ < -0.5V or V ₁ > V _{CC} + 0.5V		±20	mA
I _{OK}	DC Output Diode Current	For V _O < -0.5V or V _O > V _{CC} + 0.5V		±50	mA
Io	DC Output Source or Sink Current per Output Pin	For $V_O > -0.5V$ or $V_O < V_{CC} + 0.5V$		±50	mA
I _{CC} or I _{GND} (2)	DC V _{CC} or Ground Current			±100	mA
TJ	Junction temperature (Plastic Package)			150	°C
T _{stg}	Storage temperature		-65	150	°C

⁽¹⁾ Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

4.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001(1)	±2000	V

⁽¹⁾ JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.

4.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
	Supply Voltage Range			
V _{CC} (1)	AC Types	1.5	5.5	V
	ACT Types	4.5	5.5	V
V _I , V _O	DC Input or Output Voltage	0	V _{CC}	V
	Input Rise and Fall Slew Rate			
dt/dv	AC Types, 1.5V to 3V		±50	
al/av	AC Types, 3.6V to 5.5V		±20	ns (Max)
	ACT Types, 4.5V to 5.5V		±10	
T _A	Temperature Range	-55	125	°C

⁽¹⁾ Unless otherwise specified, all voltages are referenced to ground.

4.4 Thermal Information

	THERMAL METRIC(1)	D (SOIC)	N (PDIP) 16 PINS	UNIT
R _{θJA}	Junction-to-ambient thermal resistance	73	67	°C/W

⁽¹⁾ The package thermal impedance is calculated in accordance with JESD 51.

⁽²⁾ For up to 4 outputs per device, add ±25mA for each additional output.



4.5 DC Electrical Specifications

CVMDOL	DADAMETED	TEST CO	NDITIONS	V 00	25°C	25°C		85 °C	-55°C TO 125°C		UNIT	
SYMBOL	PARAMETER	V _I (V)	I _O (mA)	V _{CC} (V)	MIN	MAX	MIN	MAX	MIN	MAX	UNII	
	AC TYPES					'						
V _{IH}				1.5	1.2	-	1.2	-	1.2	-	V	
	High Level Input Voltage	-	-	3	2.1	-	2.1	-	2.1	-	V	
				5.5	3.85	-	3.85	-	3.85	-	V	
V _{IL}				1.5	-	0.3	-	0.3	-	0.3	V	
	Low Level Input Voltage	-	-	3	-	0.9	-	0.9	-	0.9	V	
				5.5	-	1.65	-	1.65	-	1.65	V	
V_{OH}			-0.05	1.5	1.4	-	1.4	-	1.4	-	V	
			-0.05	3	2.9	-	2.9	-	2.9	-	V	
			-0.05	4.5	4.4	-	4.4	-	4.4	-	V	
	High Level Output Voltage	V_{IH} or V_{IL}	-4	3	2.58	-	2.48	-	2.4	-	V	
			-24	4.5	3.94	-	3.8	-	3.7	-	V	
			-75 ⁽¹⁾ , ⁽²⁾	5.5	-	-	3.85	-	-	-	V	
			-50 ⁽¹⁾ , ⁽²⁾	5.5	-	-	-	-	3.85	-	V	
V_{OL}			0.05	1.5	-	0.1	-	0.1	-	0.1	V	
			0.05	3	-	0.1	-	0.1	-	0.1	V	
			0.05	4.5	-	0.1	-	0.1	-	0.1	V	
	Low Level Output Voltage	V_{IH} or V_{IL}	12	3	-	0.36	-	0.44	-	0.5	V	
			24	4.5	-	0.36	-	0.44	-	0.5	V	
			75 ⁽¹⁾ , ⁽²⁾	5.5	-	-	-	1.65	-	-	V	
			50 ⁽¹⁾ , ⁽²⁾	5.5	-	-	-	-	-	1.65	V	
l _l	Input Leakage Current	V _{CC} or GND	-	5.5	-	±0.1	-	±1	-	±1	μA	
I _{CC}	Quiescent Supply Current MSI	V _{CC} or GND	0	5.5	-	8	-	80	-	160	μΑ	
	ACT TYPES					,						
V _{IH}	High Level Input Voltage	-	-	4.5 to 5.5	2	-	2	-	2	-	V	
V_{IL}	Low Level Input Voltage	-	-	4.5 to 5.5	-	0.8	-	8.0	-	0.8	V	
V_{OH}			-0.05	4.5	4.4	-	4.4	-	4.4	-	V	
	High Level Output	V _{IH} or V _{IL}	-24	4.5	3.94	-	3.8	-	3.7	-	V	
	Voltage	VIH OI VIL	-75 ⁽¹⁾ , ⁽²⁾	5.5	-	-	3.85	-	-	-	V	
			-50 ⁽¹⁾ , ⁽²⁾	5.5	-	-	-	-	3.85	-	V	
V _{OL}			0.05	4.5	-	0.1	-	0.1	-	0.1	V	
	Low Level Output Voltage	\/ or \/	24	4.5	-	0.36	-	0.44	-	0.5	V	
	Low Love Output voitage	AIH OI VIL	75 ⁽¹⁾ , ⁽²⁾	5.5	-	-	-	1.65	-	-	V	
			50 ⁽¹⁾ , ⁽²⁾	5.5	-	-	-	-	-	1.65	V	
I _I	Input Leakage Current	V _{CC} or GND	-	5.5	-	±0.1	-	±1	-	±1	μA	
I _{CC}	Quiescent Supply Current MSI	V _{CC} or GND	0	5.5	-	8	-	80	-	160	μΑ	



SYMBOL	SYMBOL PARAMETER		TEST CONDITIONS		25°C	;	-40°C TO	85 °C	-55°C TO	125°C	UNIT
STIMBOL PARAMETER	V _I (V)	I _O (mA)	V _{cc} (V)	MIN	MAX	MIN	MAX	MIN	MAX	ONII	
ΔI _{CC}	Additional Supply Current per Input Pin TTL Inputs High 1 Unit Load	V _{CC} -2.1	-	4.5 to 5.5	-	2.4	-	2.8	-	3	mA

- (1) Test one output at a time for a 1-second maximum duration. Measurement is made by forcing current and measuring voltage to minimize power dissipation.
- (2) Test verifies a minimum 50Ω transmission-line-drive capability at 85° C, 75Ω at 125° C.

Table 4-1. ACT Input Load Table

INPUT	UNIT LOAD
A0, B0, A2, B2	1.66
A1, B1	1.9
A3, B3	1.4
C _{IN}	1.1

Note

Unit load is ΔI_{CC} limit specified in DC Electrical Specifications Table, e.g., 2.4mA max at 25°C.



4.6 Switching Specifications

Input t_r , t_f = 3ns, C_L = 50pF (Worst Case)

DADAMETED	OVALDOL	SYMBOL Vcc (V)		-40°C TO 85°C			-55°C TO 125°C			
PARAMETER	STMBOL	V _{CC} (V)	MIN	TYP	MAX	MIN	TYP	MAX	UNIT	
AC TYPES										
Propagation Delay, An or Bn to		1.5	-	-	199	-	-	219	ns	
C _{OUT}	t _{PLH} , t _{PHL}	3.3(1)	6.3	-	22.4	6.2	-	24.6	ns	
C _{IN} to Sn C _{IN} to C _{OUT}	PLH, PHL	5 ⁽²⁾	4.5	-	16	4.4	-	17.6	ns	
		1.5	-	-	207	-	-	228	ns	
Propagation Delay, An or Bn to Sn	t _{PLH} , t _{PHL}	3.3	6.6	-	23.2	6.4	-	25.5	ns	
		5	4.7	-	16.5	4.6	-	18.2	ns	
Input Capacitance	Cı	-	-	-	10	-	-	10	pF	
Power Dissipation Capacitance	C _{PD} (3)	-	-	120	-	-	120	-	pF	
ACT TYPES	•		•					'		
Propagation Delay, An or Bn to										
C_{OUT} C_{IN} to Sn C_{IN} to C_{OUT}	t _{PLH} , t _{PHL}	5 ⁽²⁾	4.5	-	16	2.7	-	17.6	ns	
Propagation Delay, An or Bn to Sn	t _{PLH} , t _{PHL}	5	4.7	-	16.5	3.3	-	18.2	ns	
Input Capacitance	Cı	-	-	-	10	-	-	10	pF	
Power Dissipation Capacitance	C _{PD} (3)	-	-	120	-	-	120	-	pF	

- (1) 3.3V Min is at 3.6V, Max is at 3V.
- (2) 5V Min is at 5.5V, Max is at 4.5V.
- (3) C_{PD} is used to determine the dynamic power consumption per function.

Note

AC: $P_D = V_{CC}^2 f_i (C_{PD} + C_L)$

ACT: P_D = V_{CC} 2 f_i (C_{PD} + C_L) + V_{CC} ΔI_{CC} where f_i = input frequency, C_L = output load capacitance, V_{CC} = supply voltage.



5 Parameter Measurement Information





Figure 5-1. Propagation Delay Times



A. For AC Series Only: When V_{CC} = 1.5V, R_L = 1k Ω .

Figure 5-2. Propagation Delay Times

	AC	ACT
Input Level	V _{CC}	3V
Input Switching Voltage, V _S	0.5 V _{CC}	1.5V
Output Switching Voltage, V _S	0.5 V _{CC}	0.5 V _{CC}




6 Detailed Description

6.1 Overview

The 'AC283 and 'ACT283 4-bit binary adders with fast carry that utilize Advanced CMOS Logic technology. These devices add two 4-bit binary numbers and generate a carryout bit if the sum exceeds 15.

Because of the symmetry of the add function, this device can be used with either all active-HIGH operands (positive logic) or with all active-LOW operands (negative logic). When using positive logic, the carry-in input must be tied LOW if there is no carry-in.

6.2 Functional Block Diagram



7 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

7.1 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. A 0.1µF capacitor is recommended for this device. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. The 0.1µF and 1µF capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

7.2 Layout

7.2.1 Layout Guidelines

- · Bypass capacitor placement
 - Place near the positive supply terminal of the device
 - Provide an electrically short ground return path
 - Use wide traces to minimize impedance
 - Keep the device, capacitors, and traces on the same side of the board whenever possible
- Signal trace geometry
 - 8mil to 12mil trace width
 - Lengths less than 12cm to minimize transmission line effects
 - Avoid 90° corners for signal traces
 - Use an unbroken ground plane below signal traces
 - Flood fill areas around signal traces with ground
 - For traces longer than 12cm
 - Use impedance controlled traces
 - Source-terminate using a series damping resistor near the output
 - · Avoid branches; buffer signals that must branch separately

7.2.2 Layout Example




Figure 7-1. Example Trace Corners for Improved Signal Integrity






Figure 7-2. Example Bypass Capacitor Placement for TSSOP and Similar Packages




Figure 7-3. Example Bypass Capacitor Placement for WQFN and Similar Packages




Figure 7-4. Example Bypass Capacitor Placement for SOT, SC70 and Similar Packages




Figure 7-5. Example Damping Resistor Placement for Improved Signal Integrity



8 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

8.1 Documentation Support

8.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, CMOS Power Consumption and Cpd Calculation application report
- Texas Instruments, Designing With Logic application report
- Texas Instruments, Thermal Characteristics of Standard Linear and Logic (SLL) Packages and Devices application report

8.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

8.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

8.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

8.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

8.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

9 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision D (May 2000) to Revision E (January 2025)

Page

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 7-Oct-2025

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
CD54AC283F3A	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	CD54AC283F3A
CD54AC283F3A.A	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	CD54AC283F3A
CD54ACT283F3A	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	CD54ACT283F3A
CD54ACT283F3A.A	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	CD54ACT283F3A
CD74AC283E	Active	Production	PDIP (N) 16	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD74AC283E
CD74AC283E.A	Active	Production	PDIP (N) 16	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD74AC283E
CD74AC283M	Obsolete	Production	SOIC (D) 16	-	-	Call TI	Call TI	-55 to 125	AC283M
CD74AC283M96	Active	Production	SOIC (D) 16	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	AC283M
CD74AC283M96.A	Active	Production	SOIC (D) 16	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	AC283M
CD74ACT283E	Active	Production	PDIP (N) 16	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD74ACT283E
CD74ACT283E.A	Active	Production	PDIP (N) 16	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD74ACT283E
CD74ACT283EE4	Active	Production	PDIP (N) 16	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD74ACT283E
CD74ACT283M	Active	Production	SOIC (D) 16	40 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	ACT283M
CD74ACT283M.A	Active	Production	SOIC (D) 16	40 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	ACT283M

⁽¹⁾ Status: For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



PACKAGE OPTION ADDENDUM

www.ti.com 7-Oct-2025

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF CD54AC283, CD54ACT283, CD74AC283, CD74ACT283:

Catalog: CD74AC283, CD74ACT283

Military: CD54AC283, CD54ACT283

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 2-Sep-2025

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD74AC283M96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 2-Sep-2025



*All dimensions are nominal

Device		Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
ı	CD74AC283M96	SOIC	D	16	2500	353.0	353.0	32.0	

PACKAGE MATERIALS INFORMATION

www.ti.com 2-Sep-2025

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
CD74AC283E	N	PDIP	16	25	506	13.97	11230	4.32
CD74AC283E	N	PDIP	16	25	506	13.97	11230	4.32
CD74AC283E.A	N	PDIP	16	25	506	13.97	11230	4.32
CD74AC283E.A	N	PDIP	16	25	506	13.97	11230	4.32
CD74ACT283E	N	PDIP	16	25	506	13.97	11230	4.32
CD74ACT283E	N	PDIP	16	25	506	13.97	11230	4.32
CD74ACT283E.A	N	PDIP	16	25	506	13.97	11230	4.32
CD74ACT283E.A	N	PDIP	16	25	506	13.97	11230	4.32
CD74ACT283EE4	N	PDIP	16	25	506	13.97	11230	4.32
CD74ACT283EE4	N	PDIP	16	25	506	13.97	11230	4.32
CD74ACT283M	D	SOIC	16	40	507	8	3940	4.32
CD74ACT283M.A	D	SOIC	16	40	507	8	3940	4.32

D (R-PDS0-G16)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



14 LEADS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated