







# CD54HC166, CD54HCT166, CD74HC166, CD74HCT166

SCHS157D - FEBRUARY 1998 - REVISED FEBRUARY 2022

# CDx4HC(T)166 High-Speed CMOS Logic 8-Bit Parallel-In/Serial-Out Shift Register

#### 1 Features

- **Buffered inputs**
- Fanout (over temperature range)
  - Standard outputs: 10 LSTTL Loads
    - Bus driver outputs: 15 LSTTL Loads
- Wide operating temperature range: -55°C to 125°C
- Balanced propagation delay and transition time
- Significant power reduction compared to LSTTL Logic ICs
- **HC Types** 
  - 2 V to 6 V operation
  - High noise immunity:  $N_{II} = 30\%$ ,  $N_{IH} = 30\%$  of  $V_{CC}$  at  $V_{CC} = 5 V$
- **HCT Types** 
  - 4.5 V to 5.5 V Operation
  - Direct LSTTL Input Logic Compatibility,  $V_{IL} = 0.8V (Max), V_{IH} = 2 V (Min)$


### 2 Description

The 'HC166 and 'HCT166 8-bit shift register is fabricated with silicon gate CMOS technology. It possesses the low power consumption of standard CMOS integrated circuits, and can operate at speeds comparable to the equivalent low power Schottky device.

#### **Device Information**

PART NUMBER	PACKAGE <sup>(1)</sup>	BODY SIZE (NOM)
CD54HC166F3A	CDIP (16)	24.38 mm × 6.92 mm
CD54HCT166F3A	CDIP (16)	24.38 mm × 6.92 mm
CD74HC166M	SOIC (16)	9.90 mm × 3.90 mm
CD74HCT166M	SOIC (16)	9.90 mm × 3.90 mm
CD74HC166E	PDIP (16)	19.31 mm × 6.35 mm
CD74HCT166E	PDIP (16)	19.31 mm × 6.35 mm

For all available packages, see the orderable addendum at the end of the data sheet.



**Functional Diagram** 



### **Table of Contents**

1 Features1	7.2 Functional Block Diagram10
2 Description1	7.3 Device Functional Modes1
3 Revision History2	8 Power Supply Recommendations12
4 Pin Configuration and Functions3	9 Layout
5 Specifications4	9.1 Layout Guidelines12
5.1 Absolute Maximum Ratings <sup>(1)</sup> 4	10 Device and Documentation Support13
5.2 Recommended Operating Conditions4	10.1 Receiving Notification of Documentation Updates 13
5.3 Thermal Information4	10.2 Support Resources13
5.4 Electrical Characteristics5	10.3 Trademarks13
5.5 Prerequisite for Switching Characteristics	10.4 Electrostatic Discharge Caution13
5.6 Switching Characteristics7	10.5 Glossary13
6 Parameter Measurement Information8	11 Mechanical, Packaging, and Orderable
7 Detailed Description10	Information13
7.1 Overview10	

## **3 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


### Changes from Revision C (October 2003) to Revision D (February 2022)

Page

 Updated the numbering, formatting, tables, figures and cross-references throughout the document to reflect modern data sheet standards......



# **4 Pin Configuration and Functions**



J, N, or D package 16-Pin CDIP, PDIP, or SOIC Top View



## **5 Specifications**

# 5.1 Absolute Maximum Ratings<sup>(1)</sup>

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		-0.5	7	V
I <sub>IK</sub>	Input diode current	For V <sub>I</sub> < -0.5 V or V <sub>I</sub> > VCC + 0.5 V		±20	mA
I <sub>OK</sub>	Output diode current	For $V_O < -0.5 \text{ V}$ or $V_O > V_{CC} + 0.5 \text{ V}$		±20	mA
Io	Drain current, per output	For -0.5 V < V <sub>O</sub> < V <sub>CC</sub> + 0.5 V		±25	mA
Io	Output source or sink current per output pin	For $V_O > -0.5 \text{ V}$ or $V_O < V_{CC} + 0.5 \text{ V}$		±25	mA
	Continuous current through V <sub>CC</sub> or C	SND		±50	mA
TJ	Junction temperature			150	°C
T <sub>stg</sub>	Storage temperature range	-65	150	°C	
	Lead temperature (Soldering 10s)(S	OIC - lead tips only)		300	°C

<sup>(1)</sup> Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### **5.2 Recommended Operating Conditions**

	<u>'</u>		MIN	MAX	UNIT
V	Supply voltage range	HC Types	2	6	V
V <sub>CC</sub>	Supply voltage range	HCT Types	4.5	5.5	V
V <sub>I</sub> , V <sub>O</sub>	Input or output voltage	0	V <sub>CC</sub>	V	
		2V		1000	
t <sub>t</sub>	Input rise and fall time	4.5V		500	ns
		6V		400	
T <sub>A</sub>	Temperature range	·	<b>–</b> 55	125	°C

### 5.3 Thermal Information

		D (SOIC)	N (PDIP)	
THERMAL METRI	С	16 PINS	16 PINS	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance <sup>(1)</sup>	73	67	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC package thermal metrics application report.



#### **5.4 Electrical Characteristics**

	DADAMETED	TEST	V <sub>CC</sub>		25℃		-40℃ to	85℃	-55℃ to 125℃		UNIT
ļ	PARAMETER	CONDITIONS <sup>(2)</sup>	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
НС ТҮР	ES	•								·	
			2	1.5			1.5		1.5		V
$V_{IH}$	High level input voltage		4.5	3.15			3.15		3.15		V
			6	4.2			4.2		4.2		V
			2			0.5		0.5		0.5	V
$V_{IL}$	Low level input voltage		4.5			1.35		1.35		1.35	V
	3		6			1.8		1.8		1.8	V
	High level output	I <sub>OH</sub> = – 20 μA	2	1.9			1.9		1.9		V
	voltage	I <sub>OH</sub> = – 20 μA	4.5	4.4			4.4		4.4		V
$V_{OH}$		I <sub>OH</sub> = – 20 μA	6	5.9			5.9		5.9		V
	High level output	I <sub>OH</sub> = – 4 mA	4.5	3.98			3.84		3.7		V
	voltage	$I_{OH} = -5.2 \text{ mA}$	6	5.48			5.34		5.2		V
	Low level output	I <sub>OL</sub> = 20 μA	2			0.1		0.1		0.1	V
	voltage	I <sub>OL</sub> = 20 μA	4.5			0.1		0.1		0.1	V
Voltage  Low level output		I <sub>OL</sub> = 20 μA	6			0.1		0.1		0.1	V
	I <sub>OL</sub> = 4 mA	4.5			0.26		0.33		0.4	V	
	voltage	I <sub>OL</sub> = 5.2 mA	6			0.26		0.33		0.4	V
lı	Input leakage current	$V_I = V_{CC}$ or GND	6			±0.1		±1		±1	μΑ
СС	Supply current	V <sub>I</sub> = V <sub>CC</sub> or GND	6			8		80		160	μΑ
HCT TY	PES										
V <sub>IH</sub>	High level input voltage		4.5 to 5.5	2			2		2		V
$V_{IL}$	Low level input voltage		4.5 to 5.5			0.8		0.8		0.8	V
.,	High level output voltage	I <sub>OH</sub> = – 20 μA	4.5	4.4			4.4		4.4		V
V <sub>OH</sub>	High level output voltage	I <sub>OH</sub> = – 4 mA	4.5	3.98			3.84		3.7		V
	Low level output voltage	I <sub>OL</sub> = 20 μA	4.5			0.1		0.1		0.1	V
V <sub>OL</sub>	Low level output voltage	I <sub>OL</sub> = 4 mA	4.5			0.26		0.33		0.4	V
l <sub>l</sub>	Input leakage current	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5			±0.1		±1		±1	μA
СС	Supply current	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5			8		80		160	μΑ
		DS, D0-D7 inputs held at V <sub>CC</sub> – 2.1 V	4.5 to 5.5		100	72		90		98	
ΔI <sub>CC</sub> <sup>(1)</sup>	Additional supply current per input	PE input held at V <sub>CC</sub> – 2.1 V	4.5 to 5.5		100	126		157.5		171.5	μA
	pin	CP, CE inputs held at V <sub>CC</sub> – 2.1 V	4.5 to 5.5		100	180		225		245	
		MR inputs held at $V_{CC}$ – 2.1 V	4.5 to 5.5		100	72		90		98	

<sup>(1)</sup> For dual-supply systems theoretical worst case ( $V_1$  = 2.4 V,  $V_{CC}$  = 5.5 V) specification is 1.8 mA.

(2)  $V_I = V_{IH}$  or  $V_{IL}$ , unless otherwise noted.

# 5.5 Prerequisite for Switching Characteristics

See (Parameter Measurement Information)

·	DADAMETED		25℃		-40℃ to 85℃		-55℃ to 125℃		UNIT
	PARAMETER	V <sub>CC</sub> (V)	MIN N	ИАХ	MIN	MAX	MIN	MAX	UNII
НС ТҮР	ES								
		2	6		5		4		MHz
$f_{MAX}$	Clock frequency	4.5	30		25		20		MHz
		6	35		29		23		MHz
		2	100		125		150		ns
t <sub>w</sub>	MR pulse width	4.5	20		25		30		ns
		6	17		21		26		ns
		2	80		100		120		ns
$t_W$	Clock pulse width	4.5	16		20		24		ns
		6	14		17		20		ns
	0 1 1	2	80		100		120		ns
$t_{SU}$	Set-up time  Data and $\overline{\text{CE}}$ to clock	4.5	16		20		24		ns
	Data and GE to clock	6	14		17		20		ns
		2	1		1		1		ns
t <sub>H</sub>	Hold time data to clock	4.5	1		1		1		ns
		6	1		1		1		ns
		2	0		0		0		ns
$t_{REM}$	Removal time MR to clock	4.5	0		0		0		ns
		6	0		0		0		ns
		2	145		180		220		ns
$t_{SU}$	Set-up time PE to CP	4.5	29		36		44		ns
		6	25		31		38		ns
	Hald the c	2	0		0		0		ns
t <sub>H</sub>	Hold time  PE to CP or CE	4.5	0		0		0		ns
	TE TO CI OI CE	6	0		0		0		ns
HCT TY	PES	,		•					
f <sub>MAX</sub>	Clock frequency	4.5	25		20		16		MHz
t <sub>w</sub>	MR pulse width	4.5	35		44		53		ns
t <sub>w</sub>	Clock pulse width	4.5	20		25		30		ns
t <sub>SU</sub>	Set-up time data and $\overline{\text{CE}}$ to clock	4.5	16		20		24		ns
t <sub>H</sub>	Hold time data to clock	4.5	0		0		0		ns
t <sub>REM</sub>	Removal time MR to clock	4.5	0		0		0		ns
t <sub>SU</sub>	Set-up time PE to CP	4.5	30		38		45		ns
t <sub>H</sub>	Hold time PE to CP or CE	4.5	0		0		0		ns



## 5.6 Switching Characteristics

Input  $t_r$ ,  $t_f$  = 6 ns. Unless otherwise specified,  $C_L$  = 50pF. See (Parameter Measurement Information)

1 17	PARAMETER	V <sub>CC</sub> (V)	25℃		-40℃ to 85℃	-55℃ to 125℃	UNIT	
			TYP	MAX	MAX	MAX		
HC TYPE	ES .			<u>'</u>				
		2		160	200	240	ns	
t <sub>pd</sub>	Clock to output	4.5	13 <sup>(3)</sup>	32	40	48	ns	
		6		27	34	41	ns	
		2		75	95	110	ns	
t <sub>t</sub>	Output transition time	4.5		15	19	22	ns	
		6		13	16	19	ns	
		2		160	200	240	ns	
t <sub>PHL</sub>	Propagation delay MR to output	4.5		32	40	48	ns	
		6		27	34	41	ns	
Cı	Input capacitance			10	10	10	pF	
C <sub>PD</sub>	Power dissipation capacitance <sup>(1)</sup>	5	41				pF	
HCT TYP	PES							
t <sub>pd</sub>	Clock to output	4.5		40	50	60	ns	
t <sub>t</sub>	Output transition time	4.5		15	19	22	ns	
t <sub>PHL</sub>	Propagation delay MR to output	4.5		40	50	60	ns	
Cı	Input capacitance			10	10	10	pF	

 $C_{PD}$  is used to determine the dynamic power consumption, per gate.  $P_D = C_{PD} \ V_{CC} \ ^2 f_i + \Sigma \ (C_L \ V_{CC} \ ^2 + f_O)$  where  $f_i$  = Input Frequency,  $f_O$  = Output Frequency,  $C_L$  = Output Load Capacitance,  $V_{CC}$  = Supply

<sup>(3)</sup>  $C_L = 15$  and  $V_{CC} = 5$  V.




 $V_{CC}$ 

#### **6 Parameter Measurement Information**

Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O$  = 50  $\Omega$ ,  $t_t$  < 6 ns.

For clock inputs,  $f_{max}$  is measured when the input duty cycle is 50%.

The outputs are measured one at a time with one input transition per measurement.



(1) C<sub>L</sub> includes probe and test-fixture capacitance.

Figure 6-1. Load Circuit for Push-Pull Outputs




Figure 6-2. Voltage Waveforms, Standard CMOS **Inputs Pulse Duration** 






Figure 6-3. Voltage Waveforms, Standard CMOS Inputs Setup and Hold Times



(1) The greater between t<sub>PLH</sub> and t<sub>PHL</sub> is the same as t<sub>pd</sub>. Figure 6-4. Voltage Waveforms, Standard CMOS **Inputs Setup Propagation Delays** 



(1) The greater between  $t_r$  and  $t_f$  is the same as  $t_t$ .

Figure 6-5. Voltage Waveforms, Input and Output **Transition Times for Standard CMOS Input Devices** 




Figure 6-6. Voltage Waveforms, TTL-Compatible CMOS Inputs Pulse Duration





Figure 6-7. Voltage Waveforms, TTL-Compatible CMOS Inputs Setup and Hold Times



(1) The greater between  $t_{\text{PLH}}$  and  $t_{\text{PHL}}$  is the same as  $t_{\text{pd}}.$ 

Figure 6-8. Voltage Waveforms, TTL-Compatible CMOS Inputs Propagation Delays

### 7 Detailed Description

#### 7.1 Overview

The 'HC166 and 'HCT166 8-bit shift register is fabricated with silicon gate CMOS technology. It possesses the low power consumption of standard CMOS integrated circuits, and can operate at speeds comparable to the equivalent low power Schottky device.


The 'HCT166 is functionally and pin compatible with the standard 'LS166.

The 166 is an 8-bit shift register that has fully synchronous serial or parallel data entry selected by an active LOW Parallel Enable ( $\overline{PE}$ ) input. When the  $\overline{PE}$  is LOW one setup time before the LOW-to-HIGH clock transition, parallel data is entered into the register. When  $\overline{PE}$  is HIGH, data is entered into the internal bit position Q0 from Serial Data Input (DS), and the remaining bits are shifted one place to the right (Q0  $\rightarrow$  Q1  $\rightarrow$  Q2, etc.) with each positive-going clock transition. For expansion of the register in parallel to serial converters, the Q7 output is connected to the DS input of the succeeding stage.

The clock input is a gated OR structure which allows one input to be used as an active LOW Clock Enable ( $\overline{\text{CE}}$ ) input. The pin assignment for the CP and  $\overline{\text{CE}}$  inputs is arbitrary and can be reversed for layout convenience. The LOW-to-HIGH transition of  $\overline{\text{CE}}$  input should only take place while the CP is HIGH for predictable operation.

A LOW on the Controller Reset (MR) input overrides all other inputs and clears the register asynchronously, forcing all bit positions to a LOW state.

#### 7.2 Functional Block Diagram





#### 7.3 Device Functional Modes

Table 7-1. Truth Table<sup>(1)</sup>

		INP	UTS			INTE	RNAL	OUTDUT		
MASTER	PARALLEL	CLOCK	CLOCK	SERIAL	PARALLEL	Q ST	ATES	OUTPUT Q7		
RESET	ENABLE	ENABLE	CLOCK		SERIAL	JENIAL	D0 D7	Q0	Q1	
L	Х	Х	Х	Х	X	L	L	L		
Н	Х	L	L	Х	Х	Q00	Q10	Q0		
Н	L	L	1	Х	ah	а	b	h		
Н	Н	L	1	Н	X	Н	Q0n	Q6n		
Н	Н	L	1	L	X	L	Q0n	Q6n		
Н	Х	Н	1	Х	X	Q00	Q10	Q70		

<sup>(1)</sup> H = High Voltage Level,

Q0n, Q6n = The level of Q0 or Q6, respectively, before the most recent ↑ transition of the clock.

L = Low Voltage Level,

X = Don't Care,

<sup>↑ =</sup> Transition from Low to High Level,

a...h = The level of steady-state input at inputs D0 thru D7, respectively,

Q00, Q10, Q70 = The level of Q0, Q1, or Q7, respectively, before the indicated steady-state input conditions were established

### 8 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each V<sub>CC</sub> terminal should have a good bypass capacitor to prevent power disturbance. A 0.1-µF capacitor is recommended for this device. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. The 0.1-µF and 1-µF capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

### 9 Layout

#### 9.1 Layout Guidelines

When using multiple-input and multiple-channel logic devices inputs must not ever be left floating. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or  $V_{CC}$ , whichever makes more sense for the logic function or is more convenient.



### 10 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

#### 10.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

## 10.2 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 10.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### 10.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 10.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

## 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 9-Nov-2025

#### PACKAGING INFORMATION

Orderable part number	Status (1)	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
CD54HC166F3A	Active	Production	CDIP (J)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	CD54HC166F3A
CD54HC166F3A.A	Active	Production	CDIP (J)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	CD54HC166F3A
CD54HCT166F3A	Active	Production	CDIP (J)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	CD54HCT166F3A
CD54HCT166F3A.A	Active	Production	CDIP (J)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	CD54HCT166F3A
CD74HC166E	Active	Production	PDIP (N)   16	25   TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD74HC166E
CD74HC166E.A	Active	Production	PDIP (N)   16	25   TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD74HC166E
CD74HC166M	Obsolete	Production	SOIC (D)   16	-	-	Call TI	Call TI	-55 to 125	HC166M
CD74HC166M96	Active	Production	SOIC (D)   16	2500   LARGE T&R	Yes	NIPDAU   SN	Level-1-260C-UNLIM	-55 to 125	HC166M
CD74HC166M96.A	Active	Production	SOIC (D)   16	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC166M
CD74HCT166E	Active	Production	PDIP (N)   16	25   TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD74HCT166E
CD74HCT166E.A	Active	Production	PDIP (N)   16	25   TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD74HCT166E
CD74HCT166EE4	Active	Production	PDIP (N)   16	25   TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD74HCT166E
CD74HCT166M	Obsolete	Production	SOIC (D)   16	-	-	Call TI	Call TI	-55 to 125	HCT166M
CD74HCT166M96	Active	Production	SOIC (D)   16	2500   LARGE T&R	Yes	NIPDAU   SN	Level-1-260C-UNLIM	-55 to 125	HCT166M
CD74HCT166M96.A	Active	Production	SOIC (D)   16	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT166M
CD74HCT166M96G4	Active	Production	SOIC (D)   16	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT166M
CD74HCT166M96G4.A	Active	Production	SOIC (D)   16	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT166M
CD74HCT166MT	Obsolete	Production	SOIC (D)   16	-	-	Call TI	Call TI	-55 to 125	HCT166M

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

## **PACKAGE OPTION ADDENDUM**

www.ti.com 9-Nov-2025

(5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF CD54HC166, CD54HC166, CD74HC166, CD74HC1166:

Catalog: CD74HC166, CD74HCT166

Military: CD54HC166, CD54HCT166

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 24-Jul-2025

### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD74HC166M96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
CD74HCT166M96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
CD74HCT166M96G4	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1

www.ti.com 24-Jul-2025



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD74HC166M96	SOIC	D	16	2500	353.0	353.0	32.0
CD74HCT166M96	SOIC	D	16	2500	353.0	353.0	32.0
CD74HCT166M96G4	SOIC	D	16	2500	353.0	353.0	32.0

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 24-Jul-2025

### **TUBE**



\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
CD74HC166E	N	PDIP	16	25	506	13.97	11230	4.32
CD74HC166E	N	PDIP	16	25	506	13.97	11230	4.32
CD74HC166E.A	N	PDIP	16	25	506	13.97	11230	4.32
CD74HC166E.A	N	PDIP	16	25	506	13.97	11230	4.32
CD74HCT166E	N	PDIP	16	25	506	13.97	11230	4.32
CD74HCT166E	N	PDIP	16	25	506	13.97	11230	4.32
CD74HCT166E.A	N	PDIP	16	25	506	13.97	11230	4.32
CD74HCT166E.A	N	PDIP	16	25	506	13.97	11230	4.32
CD74HCT166EE4	N	PDIP	16	25	506	13.97	11230	4.32
CD74HCT166EE4	N	PDIP	16	25	506	13.97	11230	4.32

# D (R-PDS0-G16)

## PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



#### 14 LEADS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

# N (R-PDIP-T\*\*)

# PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025