

CD4053B-Q1 Automotive CMOS Single 8-Channel Analog Multiplexer or **Demultiplexer with Logic-Level Conversion**

1 Features

- AEC-Q100 qualified for automotive applications:
 - Temperature grade 1: –45°C to +125°C, T_A
- Wide range of digital and analog signal levels:
 - Digital: 3V to 20V
 - Analog: ≤ 20V_{P-P}
- Low ON resistance, 125Ω (typical) over 15VP-P signal input range for VDD - VEE = 18V
- High OFF resistance, channel leakage of ±100pA (typical) at VDD - VEE = 18V
- Logic-level conversion for digital addressing signals of 3V to 20V (VDD - VSS = 3V to 20V)to switch analog signals to 20VP-P (VDD - VEE = 20V) matched switch characteristics, r_{ON} = 5Ω (typical) for VDD – VEE = 15V very low quiescent power dissipation under all digital-control input and supply conditions, $0.2\mu W$ (typical) at VDD – VSS = VDD - VEE = 10V
- Binary address decoding on chip
- 5V, 10V, and 15V parametric ratings
- 100% tested for quiescent current at 20V
- Maximum input current of 1µA at 18V over full package temperature range, 100nA at 18V and 25°C
- Break-before-make switching eliminates channel
- Pin compatible with Industry Standard 4053 Multiplexers

2 Applications

- Analog and digital multiplexing and demultiplexing
- Analog to digital and digital to analog conversion
- Signal gating
- **Factory automation**
- **Televisions**
- **Appliances**
- Consumer audio
- Programmable logic circuits
- Sensors


3 Description

The CD4053B-Q1 analog multiplexers and demultiplexers are digitally-controlled analog switches having low ON impedance and very low OFF leakage current. These multiplexer circuits dissipate extremely low quiescent power over the full $V_{DD} - V_{SS}$ and V_{DD} - V_{FF} supply-voltage ranges, independent of the logic state of the control signals.

Package Information

PART NUMBER	PACKAGE (1)	PACKAGE SIZE ⁽²⁾			
CD4053B-Q1	D (SOIC, 16)	9.9mm × 6mm			
	PW (TSSOP, 16)	5mm × 6.4mm			

- For all available packages, see the orderable addendum at the end of the data sheet.
- The package size (length × width) is a nominal value and includes pins, where applicable.



Functional Diagrams of CD4053B-Q1



Table of Contents

1 Features1	7.4 Device Functional Modes1
2 Applications	8 Application and Implementation1
3 Description	8.1 Application Information1
4 Pin Configuration and Functions3	8.2 Typical Application1
5 Specifications4	8.3 Power Supply Recommendations1
5.1 Absolute Maximum Ratings4	8.4 Layout20
5.2 ESD Ratings4	9 Device and Documentation Support2
5.3 Recommended Operating Conditions4	9.1 Documentation Support2
5.4 Thermal Information5	9.2 Receiving Notification of Documentation Updates2
5.5 Electrical Characteristics - CD4053B-Q16	9.3 Support Resources2
5.6 AC Performance Characteristics - CD4053B-Q110	9.4 Trademarks2
5.7 Typical Characteristics11	9.5 Electrostatic Discharge Caution2
6 Parameter Measurement Information12	9.6 Glossary2
7 Detailed Description15	10 Revision History2
7.1 Overview	11 Mechanical, Packaging, and Orderable
7.2 Functional Block Diagrams16	Information2
7.3 Feature Description16	

4 Pin Configuration and Functions




Figure 4-1. CD4053B-Q1 D or PW Package, (Top View)

Table 4-1. Pin Functions CD4053B-Q1

	PIN	(1)	
NO.	NAME	TYPE ⁽¹⁾	DESCRIPTION
1	BY IN/OUT	I/O	B channel Y in/out
2	BX IN/OUT	I/O	B channel X in/out
3	CY IN/OUT	I/O	C channel Y in/out
4	CX OR CY OUT/IN	I/O	C common out/in
5	CX IN/OUT	I/O	C channel X in/out
6	INH	I	Disables all channels. See Table 7-1.
7	V _{EE}	_	Negative power input
8	V _{SS}	_	Ground
9	С	ı	Channel select C. See Table 7-1.
10	В	1	Channel select B. See Table 7-1.
11	А	ı	Channel select A. See Table 7-1.
12	AX IN/OUT	I/O	A channel X in/out
13	AY IN/OUT	I/O	A channel Y in/out
14	AX OR AY OUT/IN	I/O	A common out/in
15	BX OR BY OUT/IN	I/O	B common out/in
16	V _{DD}	_	Positive power input

(1) I = input, O = output



5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1) (2)

			MIN	MAX	UNIT
	Supply Voltage	V+ to V-, Voltages Referenced to V _{SS} Terminal	-0.5	20	V
	DC Input Voltage		-0.5	V _{DD} +0.5	V
	DC Input Current	Any One Input	-10	10	mA
T _{JMAX1}	Maximum junction tempe	rature, ceramic package		175	°C
T _{JMAX2}	Maximum junction tempe	rature, plastic package		150	°C
T _{stg}	Storage temperature		-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages are with respect to ground, unless otherwise specified.

5.2 ESD Ratings

			VALUE	UNIT
V	Electrostatio discharge	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins ⁽¹⁾	±2500	V
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	±1500	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	NOM	MAX	UNIT
Temperature Range	– 55		125	°C

5.4 Thermal Information

		CD40	CD4053B-Q1					
	THERMAL METRIC ⁽¹⁾	D (SOIC)	PW (TSSOP)	UNIT				
		16 PINS	16 PINS					
R _{0JA}	Junction-to-ambient thermal resistance	86.7	116.5	°C/W				
R _{0JC(top)}	Junction-to-case (top) thermal resistance	47.3	47.2	°C/W				
R _{0JB}	Junction-to-board thermal resistance	45.3	63.0	°C/W				
Ψ_{JT}	Junction-to-top characterization parameter	12.1	6.4	°C/W				
Ψ_{JB}	Junction-to-board characterization parameter	44.9	62.1	°C/W				
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W				

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



5.5 Electrical Characteristics - CD4053B-Q1

Over operating free-air temperature range, $V_{SUPPLY} = \pm 5 \text{ V}$, and $R_L = 100 \Omega$, (unless otherwise noted) (1)

PARAMETER			TEST COND	ITIONS		MIN	TYP	MAX	UNI
SIGNAL INPUTS (V _{IS}) AND OUTPUTS	(V _{OS}) - CD	IP, PDIP, SOIC	and SOP Pa	ackages		'			
	V _{IS} (V)	V _{EE} (V)	V _{SS} (V)	V _{DD} (V)	TEMP				
					-55°C			5	
					-40°C			5	
		0 V	0 V	5 V	25°C		0.04	5	
					85°C			150	
					125°C			150	
					-55°C			10	
					-40°C			10	
		0 V	0 V	10 V	25°C		0.04	10	
					85°C			300	
Quiescent Device Current, I _{DD} (Max)					125°C			300	١.
. 25 (–55°C			20	μA
			0 V	15 V	-40°C			20	
		0 V			25°C		0.04	20	
					85°C			600	
					125°C			600	
					–55°C			100	
					-40°C			100	
		0 V	0 V	20 V	25°C		18	100	
					85°C			3000	
					125°C			3000	
			0 V	5 V	–55°C			800	
					-40°C			850	
		0 V			25°C		470	1050	
					85°C			1200	
					125°C			1300	
					-55°C			310	
rain to Source ON Resistance					-40°C			300	
_{ON} (Max)		0 V	0 V	10 V	25°C		180	400	Ω
$\leq V_{IS} \leq V_{DD}$					85°C			520	
					125°C			550	
					-55°C			200	-
					-40°C			210	
		0 V	0	15 V	25°C		125	240	
					85°C			300	
					125°C			300	
hango in ON Popietanes		0 V	0 V	5 V			15		
change in ON Resistance Between Any Two Channels),		0 V	0 V	10 V	25°C		10		Ω
AR _{ON}		0 V	0 V	15 V			5		



Over operating free-air temperature range, $V_{SUPPLY} = \pm 5 \text{ V}$, and $R_L = 100 \Omega$, (unless otherwise noted) (1)

	PARAMETER			Т	EST CONDIT	IONS		MIN TYP	MAX	UNIT
							–55°C		± 100	
	OFF Channel Leakage Current: Any Channel OFF (Max) or ALL Channels OFF (COMMON						-40°C			
Channe				0 V	0 V	18 V	25°C	± 0.3	± 100 (2)	nA
	OUT/IN) (Max)						85°C		± 1000 (2)	
							125°C			
	annel Leakage Current: Ar	าy	5 or 0	–5 V	0 V	10.5 V	85°C		± 800	
	el ON (Max) or annels ON (COMMON OU	JT/IN)	5	0 V	0 V	18 V	85°C		± 800	nA
	Input, C _{IS}							5		
Capaci tance	Output, C _{OS}	CD4 053- Q1		0 V	0 V	10 V	25°C	9		pF
	Feed through, C _{IOS}							0.2		
	Prop Delay		$R_{L} = 200 \text{ k}\Omega$ V_{DD} $C_{L} = 50 \text{ pF}$		•	5 V		30	60	
Prop D						10 V	25°C	15	30	ns
				$t_{r}, t_{f} = 20 \text{ ns}$		15 V		10	20	



Over operating free-air temperature range, V_{SUPPLY} = ±5 V, and R_L = 100 Ω , (unless otherwise noted) (1)

	PARAMETER			TEST CONI	DITIONS		MIN TY	P M	4X	UNIT
CONTF	ROL (ADDRESS OR INHIBIT), Vo	- CDIP, PDII	P, SOIC and	SOP Packa	ages					
						–55°C	1	.5		
						-40°C	1	.5		
					5 V	25°C			1.5	
						85°C	1	.5		
						125°C	1	.5		
						–55°C		3		
						-40°C		3		
Input Lo	ow Voltage, V _{IL} , (Max)				10 V	25°C			3	V
						85°C		3		
						125°C		3		
						–55°C		4		
						-40°C		4		
					15 V	25°C			4	
						85°C		4		
						125°C		4		
						–55°C	3	.5		
						-40°C	3	.5		
			5 V			25°C	3.5			
						85°C		.5		
						125°C		.5		
						–55°C		7		
						-40°C		7		V
Input H	igh Voltage, V _{IH} , (Min)				10 V	25°C	7			
•	5 7 III/ ()					85°C		7		
						125°C		7		
						–55°C		11		
						-40°C		 11		
					15 V	25°C	11			
						85°C		11		
						125°C		11		
						–55°C	± 0			
						-40°C	± 0			
Input cı	ırrent, I _{IN} (Max)	V _{IN} = 0, 18			18 V	25°C) ⁻⁵ ± (0.1	μΑ
		, , , ,				85°C		1		I
						125°C		1		
	Address-to-Signal OUT		0 V	0 V	5 V		45		20	
Propa	(Channels ON	t _r , t _f = 20ns,	0 V	0 V	10 V		16		20	ns
Delay	or OFF) (See Figure 10, Figure	$C_L = 50 \text{ pF},$	0 V	0 V	15 V		12		40	
Time	11, and Figure 15)	$R_L = 10 \text{ k}\Omega$	–5 V	0 V	5 V		22		50	
	,		0 V	0 V	5 V		40		20	
Propa	Inhihit to Signal OUT (Channel	$t_{\rm r}$, $t_{\rm f} = 20$	0 V	0 V	10 V		16		20	
gation Delay	Inhibit-to-Signal OUT (Channel Turning ON) (See Figure 11)	ns, C _L = 50 pF,	0 V	0 V	15 V		12		240 400	ns
Dolay	me	$R_L = 1 k\Omega$	U V	U V	10 0	1	1 12	-5 2		



Over operating free-air temperature range, $V_{SUPPLY} = \pm 5 \text{ V}$, and $R_L = 100 \Omega$, (unless otherwise noted) (1)

	PARAMETER		TEST CONDITIONS				MIN	TYP	MAX	UNIT
Dropa	Propa ation Inhibit-to-Signal OUT (Channel	t_{r} , $t_{f} = 20$	0 V	0 V	5 V			200	450	
gation		$C_L = 50 \text{ pF},$ $C_L = 10 \text{ k}\Omega$	0 V	0 V	10 V			90	210	no
Delay	Turning OFF) (See Figure 17)		0 V	0 V	15 V			90	160	ns
Time			–10 V	0 V	5 V			130	300	
Input C	apacitance, C _{IN} (Any Address or	Inhibit Input)	–5 V	0 V	5 V	25°C		5	7.5	pF

- Peak-to-Peak voltage symmetrical about (V_{DD} V_{EE}) / 2.
 Determined by minimum feasible leakage measurement for automatic testing.




5.6 AC Performance Characteristics - CD4053B-Q1

 V_{DD} = +15 V, V_{SS} = V_{EE} = 0 V, T_A = 25°C (unless otherwise noted)

PARAMETER			TEST	CONDITIONS		TYP	UNIT
	V _{IS} (V)	V _{DD} (V)	R _L (kΩ)				
Cutoff (-3dB)	5 ⁽¹⁾	10	1	V _{OS} at Common OUT/IN	30		
Frequency Channel ON (Sine Wave Input)	$V_{EE} = V_{SS}$, 20Log(V_{OS}/V_{IS}) = -3 dB			V _{OS} at Any Channel		60	MHz
	2 ⁽¹⁾	5	10			0.3%	
Total Harmonic	3 ⁽¹⁾	10	10			0.2%	%
Distortion, THD	5 ⁽¹⁾	15	10			0.12%	70
	V _{EE} = V _{SS} , f _{IS} = 1 kHz Sine Wave						
–40dB Feedthrough	5 ⁽¹⁾	10	1	V _{OS} at Common OUT/IN	CD4053-Q1	8	MHz
Frequency (All Channels OFF)	$V_{EE} = V_{SS}$, 20Log(V_{OS}/V	_S) = -40 dB		V _{OS} at Any Channel		8	MHz
	5 ⁽¹⁾	10	1			3	MHz
–40dB Signal Crosstalk	V _{EE} = V _{SS} ,			Between Any Two	In Pin 2, Out Pin 14	2.5	MHz
Frequency	20Log(V _{OS} /V	$_{\rm S}) = -3 \; \rm dB$		Sections, CD4053-Q1 Only In Pin 15, Out Pin 14		6	MHz
Address-or-Inhibit-to-		10	10 ⁽²⁾			65	mV_{PEAK}
Signal Crosstalk	V_{EE} = 0, V_{SS} = 0, t_{r} , t_{f} = 20 ns, mVPEAK V_{CC} = V_{DD} – V_{SS} (Square Wave)					65	${\sf mV}_{\sf PEAK}$

⁽¹⁾ Peak-to-Peak voltage symmetrical about (V_{DD} - V_{EE}) / 2. (2) Both ends of channel.

5.7 Typical Characteristics





6 Parameter Measurement Information




Figure 6-1. Typical Bias Voltages

Note

The ADDRESS (digital-control inputs) and INHIBIT logic levels are: $0 = V_{SS}$ and $1 = V_{DD}$. The analog signal (through the TG) may swing from V_{EE} to V_{DD} .




Figure 6-2. Waveforms, Channel Being Turned ON Figure 6-3. Waveforms, Channel Being Turned OFF $(R_L = 1k\Omega)$ $(R_L = 1k\Omega)$




Figure 6-4. OFF Channel Leakage Current - Any Channel OFF






Figure 6-5. On Channel Leakage Current – Any Channel On




Figure 6-6. OFF Channel Leakage Current - All Channels OFF




Figure 6-7. Propagation Delay – Address Input to Signal Output




Figure 6-8. Propagation Delay – Inhibit Input to Signal Output




Figure 6-9. Input Voltage Test Circuits (Noise Immunity)




Figure 6-10. Quiescent Device Current

Figure 6-11. Channel ON Resistance Measurement Circuit




Figure 6-12. Input Current






Figure 6-13. Feed-Through (All Types)

Figure 6-14. Crosstalk Between Any Two Channels (All Types)



Figure 6-15. Crosstalk Between Duals or Triplets




Figure 6-16. 24-to-1MUX Addressing

7 Detailed Description


7.1 Overview

The CD4053B-Q1 device is a single 8-channel multiplexer having three binary control inputs, A, B, and C, and an inhibit input. The three binary signals select 1 of 8 channels to be turned on, and connect one of the 8 inputs to the output.

When this device is used as a demultiplexer, the CHANNEL IN/OUT terminals are the outputs and the COMMON OUT/IN terminals are the inputs.



7.2 Functional Block Diagrams



All inputs are protected by standard CMOS protection network.

Figure 7-1. Functional Block Diagram, CD4053B-Q1

7.3 Feature Description

The CD4053B-Q1 line of multiplexers and demultiplexers can accept a wide range of digital and analog signal levels. Digital signals range from 3V to 20V, and analog signals are accepted at levels \leq 20V. The devices have low ON resistance, typically 125 Ω over 15V_{P-P} signal input range for V_{DD} – V_{EE} = 18V. This feature allows for very little signal loss through the switch.

The CD4053B-Q1 devices also have high OFF resistance, which keeps from the devices from wasting power when the switch is in the OFF position, with typical channel leakage of ± 100 pA at $V_{DD} - V_{EE} = 18$ V.

Binary address decoding on the chip makes channel selection simple. When channels are changed, a break-before-make system eliminates channel overlap.

7.4 Device Functional Modes

Table 7-1. Truth Table

	INF	ON CHANNEL (S)								
INHIBIT	С	В	Α	ON CHANNEL(S)						
CD4053B-Q1										
0	X	X	0	ax						
0	X	X	1	ay						
0	X	0	X	bx						
0	X	1	X	by						
0	0	X	X	сх						
0	1	X	X	су						
1	X	X	X	None						

⁽¹⁾ X = Do not care

8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

The CD4053B-Q1 multiplexers and demultiplexers can be used for a wide variety of applications.

8.2 Typical Application

One application of the CD4053B-Q1 is to use it in conjunction with a microcontroller to poll a keypad. Figure 8-1 shows the basic schematic for such a polling system. The microcontroller uses the channel select pins to cycle through the different channels while reading the input to see if a user is pressing any of the keys. This application is a very robust setup, allowing for multiple simultaneous key-presses with very little power consumption. This setup also uses very few pins on the microcontroller. The down side of polling is that the microcontroller must continually scan the keys for a press and can do little else during this process.




Figure 8-1. The CD4053B-Q1 Being Used to Help Read Button Presses on a Keypad

8.2.1 Design Requirements

These devices use CMOS technology and have balanced output drive. Take care to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads, so routing and load conditions should be considered to prevent ringing.

8.2.2 Detailed Design Procedure

- 1. Recommended Input Conditions:
 - For switch time specifications, see propagation delay times in Section 5.5.
 - Inputs should not be pushed more than 0.5V above V_{DD} or below V_{EE}.
 - For input voltage level specifications for control inputs, see V_{IH} and V_{II} in Section 5.5.
- 2. Recommended Output Conditions:
 - Outputs should not be pulled above V_{DD} or below V_{EE}.
- 3. Input or output current consideration:
 - The CD405xB-Q1 series of parts do not have internal current drive circuitry and thus cannot sink or source current. Any current will be passed through the device.

8.2.3 Application Curve




Figure 8-2. ON Characteristics for 1 of 8 Channels

8.3 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the Section 5.5.

Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, a $0.1\mu F$ bypass capacitor is recommended. If there are multiple pins labeled V_{CC} , then a $0.01\mu F$ or $0.022\mu F$ capacitor is recommended for each V_{CC} because the V_{CC} pins will be tied together internally. For devices with dual supply pins operating at different voltages, for example V_{CC} and V_{DD} , a $0.1\mu F$ bypass capacitor is recommended for each supply pin. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. $0.1\mu F$ and $1\mu F$ capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.



8.4 Layout

8.4.1 Layout Guidelines

Reflections and matching are closely related to loop antenna theory, but different enough to warrant their own discussion. When a PCB trace turns a corner at a 90° angle, a reflection can occur. This reflection is primarily due to the change of width of the trace. At the apex of the turn, the trace width is increased to 1.414 times its width. This upsets the transmission line characteristics, especially the distributed capacitance and self–inductance of the trace — resulting in the reflection. It is a given that not all PCB traces can be straight, and so they will have to turn corners. Figure 8-3 shows progressively better techniques of rounding corners. Only the last example maintains constant trace width and minimizes reflections.

8.4.2 Layout Example




Figure 8-3. Trace Example

9 Device and Documentation Support

9.1 Documentation Support

9.1.1 Related Documentation

For related documentation, see the following:

Texas Instruments, Implications of Slow or Floating CMOS Inputs

9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

9.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES		
March 2025	*	Initial Release		

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 23-May-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
	(1)	(2)			(0)	(4)	(5)		(0)
CD4053BQM96G4Q1	NRND	Production	SOIC (D) 16	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CD4053Q
CD4053BQM96G4Q1.A	NRND	Production	SOIC (D) 16	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CD4053Q
CD4053BQM96Q1	NRND	Production	SOIC (D) 16	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CD4053Q
CD4053BQM96Q1.A	NRND	Production	SOIC (D) 16	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CD4053Q

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF CD4053B-Q1:

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE OPTION ADDENDUM

www.ti.com 23-May-2025

Military : CD4053B-MIL

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product

• Military - QML certified for Military and Defense Applications

D (R-PDS0-G16)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated