

Data sheet acquired from Harris Semiconductor SCHS037B – Revised June 2003

CMOS 8-Stage Static **Bidirectional Parallel/Serial** Input/Output Bus Register

High-Voltage Types (20-Volt Rating)

CD4034B is a static eight-stage parallel-or serial-input parallel-output register. It can be used to:

1) bidirectionally transfer parallel information between two buses, 2) convert serial data to parallel form and direct the parallel data to either of two buses, 3) store (recirculate) parallel data, or 4) accept parallel data from either of two buses and convert that data to serial form. Inputs that control the operations include a single-phase CLOCK (CL), A DATA ENABLE (AE), ASYNCHRO-NOUS/SYNCHRONOUS (A/S), A-BUS-TO-B-BUS/B-BUS-TO-A-BUS (A/B), and PAR-ALLEL/SERIAL (P/S).

Data inputs include 16 bidirectional parallel data lines of which the eight A data lines are inputs (3-state outputs) and the B data lines are outputs (inputs) depending on the signal level on the A/B input. In addition, an input for SERIAL DATA is also provided.

All register stages are D-type master-slave flip-flops with separate master and slave clock inputs generated internally to allow synchronous or asynchronous data transfer from master to slave. Isolation from external noise and the effects of loading is provided by output buffering.

PARALLEL OPERATION

A high P/S input signal allows data transfer into the register via the parallel data lines synchronously with the positive transition of the clock provided the A/S input is low. If the A/S input is high the transfer is independent of the clock. The direction of data flow is controlled by the A/B input. When this signal is high the A data lines are inputs (and B data lines are outputs); a low A/B signal reverses the direction of data flow.

The AE input is an additional feature which allows many registers to feed data to a common bus. The A DATA lines are enabled only when this signal is high.

Data storage through recirculation of data in each register stage is accomplished by making the A/B signal high and the AE signal low.

Applications:

- Parallel Input/Parallel Output. Serial Input/Parallel Output,

- Address register
- lines at bus side
- Double bus register system
- **Up-Down Johnson or ring counter**
- Pseudo-random code generators
- counting, display)
- Frequency and phase comparator

SERIAL OPERATION


A low P/S signal allows serial data to transfer into the register synchronously with the positive transition of the clock. The A/S input is internally disabled when the register is in the serial mode (asynchronous serial operation is not allowed).

The serial data appears as output data on either the B lines (when A/B is high) or the A lines (when A/B is low and the AE signal is high).

Register expansion can be accomplished by simply cascading CD4034B packages.

The CD4034B types are supplied in 24-lead hermetic dual-in-line ceramic packages (F3A suffix), 24-lead dual-in-line plastic packages (E suffix), 24-lead small-outline packages (M, M96, and NSR suffixes), and 24-lead thin shrink small-outline packages (PW and PWR suffixes).

- Serial Input/Serial Output Register
- Shift right/shift left register
- Shift right/shift left with parallel loading
- **Buffer register**
- Bus system register with enable parallel
- Sample and hold register (storage,



CD4034B Types

Features:

- Bidirectional parallel data input
- Parallel or serial inputs/parallel outputs
- Asynchronous or synchronous parallel data loading
- Parallel data-input enable on "A" data lines (3-state output)
- Data recirculation for register expansion
- Multipackage register expansion
- Fully static operation dc-to-10 MHz (typ.) at V_{DD} = 10 V
- Standardized, symmetrical output characteristics
- 100% tested for quiescent current at 20 V
- 5-V, 10-V, and 15-V parametric ratings
- Maximum input current of 1 µA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- Noise margin (over full package-temperature range):

1 V at V_{DD} = 5 V 2 V at V_{DD} = 10 V

2.5 V at V_{DD} = 15 V

■ Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"

MAXIMUM RATINGS, Absolute-Maximum Values: DC SUPPLY-VOLTAGE RANGE, (VDD)

<i>7</i> ·	
)0.5V to +20V	Voltages referenced to V _{SS} Terminal)
30.5V to V _{DD} +0.5V	INPUT VOLTAGE RANGE, ALL INPUTS
Γ±10mA	
E (PD):	POWER DISSIPATION PER PACKAGE
	For T _A = -55°C to +100°C
Derate Linearity at 12mW/°C to 200mW	For T _A = +100°C to +125°C
	DEVICE DISSIPATION PER OUTPUT TO
RATURE RANGE (All Package Types)	FOR TA = FULL PACKAGE-TEMPER
(T _A)55°C to +125°C	
sta)65°C to +150°C	STORAGE TEMPERATURE RANGE (Tsf
DERING):	LEAD TEMPERATURE (DURING SOLD
0.79mm) from case for 10s max +265°C	At distance 1/16 ± 1/32 inch (1.59 ± 0

RECOMMENDED OPERATING CONDITIONS at $T_A = 25^{\circ}$ C, Except as Noted. For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	V _{DD}	LIM	ITS	1101170
CHARACTERISTIC	(V)	Min.	Max.	UNITS
Supply-Voltage Range (For T_A = Full Package- Temperature Range)		3	18	V
Data Setup Time, t _S	5	160	_	
Serial Data to Clock	10	60	- 1	ns
	15	40		
	5	50		
Parallel Data to Clock	10	30	-	ns
· ·	15	20	_	
	5	350	-	
Clock Pulse Width, t _W	10	140	_	ns
	15	80	_	
	5		2	
Clock Input Frequency, f _{CL}	10	dc	5	MHz
	15		7	
Clock Input Rise or Fall Time, t _r CL, t _f CL*	5, 10, 15	_	15	μs

^{*}If more than one unit is cascaded t_rCL should be made less than or equal to the sum of the transition time and the fixed propagation delay of the output of the driving stage for the estimated capacitive load.




Fig. 1 - Steering logic diagram.

FLIP-FLOP TRUTH TABLE

	INPUTS	•	OUTPUT
CL _M	<u>CL</u> S	D	Q
		0	0
		0	0
__	_	0	INVALID CONDITION
		Х	0
	_	1	1
		1	1
		1	INVALID

1 = High Level 0 = Low Level X = Don't Care





Fig. 2 — Asynchronous operation propagation delay time and transition time.



- * INPUT REFERS TO ANY OF THE "A"OR "B" DATA INPUTS, "A"ENABLE, SERIAL INPUT, A/B, P/S, OR A/S INPUTS
- ** TSLH AND TSHL ARE SET-UP TIMES

Fig. 3 — Synchronous operation propagation delay times, transition times, and set-up times.




Fig. 4 - Timing diagram.

CHARAC- TERISTIC	CON	DITIO	NS	LI	WITS AT	INDICAT	ED TEN	PERAT	URES (º	C)	U N I T
	v _O	VIN	v _{DD}		40		4.55		+25		S
	(V)	(V)	(V)	-55	40	+85	+125	Min.	Тур.	Max.	
Quiescent Device Current, IDD Max.		0,5	5	5	5	150	150		0.04	5	
		0,10	10	10	10	300	300	_	0.04	10	μΑ
		0,15	15	20	20	600	600		0.04	20	
55	-	0,20	20	100	100	3000	3000		0.08	100	
Output Low	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1	_	
(Sink) Current	0.5	0,10	10	1.6	- 1.5	1.1	0.9	1.3	2.6	-	
IOL Min.	1.5	0,15	15	4.2	4	2.8	2.4	3.4	6.8	_	
Output High	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	1	_	mΑ
(Source)	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2		
Current, IOH Min.	9.5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6		
	13.5	0,15	15	-4.2	4	-2.8	-2.4	-3.4	-6.8	-	
Output Voltage:		0,5	5		0.	.05		_	0	0.05	
Low-Level,	_	0,10	10						0	0.05	
VOL Max.		0,15	15	0.05 – 0					0	0.05	V
Output		0,5	- 5		4.	.95		4.95	5	_	
Voltage: High-Level,	_	0,10	10		9.95 9.95					_	
VOH Min.	-	0,15	15		9.95 9.95 14.95 14.95					_	
Input Low	0.5,4.5		5			1.5		_	_	1.5	
Voltage	1,9	_	10			3		_	_	3	
V _{IL} Max.	1.5,13.5		15			4			_	4	l v
Input High	0.5,4.5	_	5			3.5		3.5			
Voltage,	1,9	_	10		, , , , ,	7		7	_	-	
V _{IH} Min.	1.5,13.5	_	15			11		11	_	-	1
Input Current* I _{IN} Max.	-	0,18	18	±0.1	±0.1	±1	±1	-	±10 ⁻⁵	±0.1	μΑ
3-State Output Leakage Current IOUT Max.	0,18	0,18	18	±0.4	±0.4	±12	±12)	±10 ⁴	±0.4	μΑ

Fig. 5 — Typical output low (sink) current characteristics.




Fig. 6 - Minimum output low (sink) current characteristics.




Fig. 7 — Typical output high (source) current characteristics.

^{*} All inputs except A and B Lines.




Fig. 8 — Minimum output high (source) current characteristics.




Fig. 9 — Typical transition time as a function of load capacitance.




Fig. 10 — Typical propagation delay time as a function of load capacitance (A(B) parallel Data Input to B(A) parallel Data Output, synchronous or asynchronous].




Fig. 11 - Register stage logic diagram (1 of 8 stages).

TRUTH TABLE FOR REGISTER INPUT-LEVELS AND RESULTING REGISTER OPERATION

"A" Enable	P/S	A/B	A/S	Operation*
0	0	0	х	Serial Mode; Synch. Serial Data Input, "A" Parallel Data Outputs Disabled
0	0	1	Х	Serial Mode; Synch. Serial Data Input, "B" Parallel Data Output
0	1	0	0	Parallel Mode; "B" Synch. Parallel Data Inputs, "A" Parallel Data Outputs Disabled
0	1	0	1	Parallel Mode; "B" Asynch. Parallel Data Inputs, "A" Parallel Data Outputs Disabled
0	1	1	0	Parallel Mode; "A" Parallel Data Inputs Disabled, "B" Parallel Data Outputs, Synch. Data Recirculation
0	1	1	1	Parallel Mode; "A" Parallel Data Inputs Disabled, "B" Parallel Data Outputs, Asynch. Data Recirculation
1	0	0	Х	Serial Mode; Synch. Serial Data Input, "A" Parallel Data Output
1	0	1	Х	Serial Mode; Synch. Serial Data Input, "B" Parallel Data Output
1	1	0	0	Parallel Mode; "B" Synch. Parallel Data Input, "A" Parallel Data Output
1	1	0	1	Parallel Mode; "B" Asynch. Parallel Data Input, "A" Parallel Data Output
1	1	1	0	Parallel Mode; "A" Synch. Parallel Data Input, "B" Parallel Data Output
1	1	1	1	Parallel Mode; "A" Asynch. Parallel Data Input, "B" Parallel Data Output

^{*}Outputs change at positive transition of clock in the serial mode and when the A/S control input is "low" in the parallel mode. During transfer from parallel to serial operation A/S should remain low in order to prevent D_S transfer into Flip Flops.

1 = HIGH LEVEL

0 = LOW LEVEL

X = DON'T CARE




Fig. 12 — Typical dynamic power dissipation as a function of clock frequency.




Fig. 13 — Dynamic power dissipation test circuit.




Fig. 14 - Quiescent-device-current test circuit.




Fig. 15 - Input-current test circuit.

DYNAMIC ELECTRICAL CHARACTERISTICS at TA = 25°C; Input t, tt = 20 ns,

 $C_L = 50 pF$, $R_L = 200 k\Omega$

CHARACTERIST	10	V _{DO} (V)		LIMITS		UNITS
CHANAC I ENIST				TYP.	MAX.	UNITS
Propagation Delay Time,	tehl, telh	5	_	350	700	
A(B) Parallel Data In to		10	_	120	240	i
B(A) Parailel Data Out		15	_	85	170	
Serial to Parallel Data O	ut	1				
3-State Propagation Delay	tpLZ,tpHZ	- 5	_	200	400	1
A/B or AE to "A" OUT	t _{PZL} , t _{PZH}	10	_	80	160	
	4	15	l –	60	120	
Transition Time,	tthe, tteh	- 5		100	200	1
		10	-	50	100	İ
		15	l –	40	80	
Minimum Data Setup Time	, t _{su}	5		80	160	1
Serial Data to Clock	•	10	_	30	60	ns
		15	_	20	40	
		5	-	25	50	1
Parallel Data to Clo	10		15	30		
		15	_	10	. 20	
Minimum Data Hold Time,	t _H	5	_	_	50	1
		10	<u> </u>	-	15	
		15	<u> </u>	-	10	
Minimum High-Level		5		175	350	1
Pulse Width,	tw	10	-	70	140	
AE, P/S, A/S		15	-	40	80	i
Maximum Clock		5	2	4		
Frequency,	f _{CL}	10	5	10	_	MHz
		15	7	14		
Minimum Clock Pulse		5		125	250	
Width,	tw .	10	_	50	100	ns
		15	_	35	70	
Maximum Clock Rise or		5 10 15			15	<u> </u>
Fall Time,	trCL, trCL*	5,10,15	_	-	'5	μS
Input Capacitance,	Cin	Any Input		5	7.5	pF

92CS-2744IRI
Fig. 16 — Input-voltage test circuit.

Applications






Fig. 17 — 16-bit parallel in/parallel out, parallel in/serial out, serial in/ parallel out, serial in/serial out register.



*If more than one unit is cascaded tCL should be made less than or equal to the sum of the transition time and the fixed propagation delay of the output of the driving stage for the estimated capacitive load.

Fig. 18 — 16-bit serial in/gated parallel out



The "A" enable (AE) and A/B signals control all combinations of transfer between the registers and bus systems.

Fig. 15

Fig. 19 - Single- and double-bus systems.

VIH OUTPUTS

VIL OUTPUTS

OUTPUTS

OUTPUTS

OUTPUTS

NOTE:
TEST ANY COMBINATION OF INPUTS





Fig. 20 - Shift right/shift left with parallel inputs.

A "High" ("Low") on the shift Left/Shift Right input allows serial data on the Shift Left Input (Shift Right Input) to enter the register on the positive transition of the clock signal. A "high" on the "A" Enable Input disables the "A" parallel data lines on Reg. 1 and 2 and enables the "A" data lines on registers 3 and 4 and allows parallel data

into registers 1 and 2. Other logic schemes may be used in place of registers 3 and 4 for parallel loading.


When parallel inputs are not used Reg. 3 and 4 and associated logic are not required.

Fig. 21 - N-stage shift register with fixed serial output line.




parallel in-parallel out.

Fig. 22 - Sample and hold register-serial/



TERMINAL DIAGRAM

9205-20744RI



Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10-3 inch).

Dimensions and pad layout for CD4034BH.

Shift left input must be disabled during parallel

www.ti.com

11-Nov-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
	. ,	.,				(4)	(5)		1,7
CD4034BF3A	Active	Production	CDIP (J) 24	15 TUBE	No	Call TI	N/A for Pkg Type	-55 to 125	CD4034BF3A
CD4034BF3A.A	Active	Production	CDIP (J) 24	15 TUBE	No	Call TI	N/A for Pkg Type	-55 to 125	CD4034BF3A
CD4034BM	Active	Production	SOIC (DW) 24	25 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4034BM
CD4034BM.A	Active	Production	SOIC (DW) 24	25 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4034BM

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF CD4034B, CD4034B-MIL:

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE OPTION ADDENDUM

www.ti.com 11-Nov-2025

Military : CD4034B-MIL

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product

• Military - QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 23-May-2025

TUBE



*All dimensions are nominal


Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
CD4034BM	DW	SOIC	24	25	506.98	12.7	4826	6.6
CD4034BM.A	DW	SOIC	24	25	506.98	12.7	4826	6.6

4040084/C 10/97

J (R-GDIP-T**)

24 PINS SHOWN

CERAMIC DUAL-IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Window (lens) added to this group of packages (24-, 28-, 32-, 40-pin).
- D. This package can be hermetically sealed with a ceramic lid using glass frit.
- E. Index point is provided on cap for terminal identification.



DW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AD.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025