

Data sheet acquired from Harris Semiconductor SCHS096

CMOS FIFO Register

4 Bits X 16 Words

High-Voltage Types (20-Volt Rating)

CD40105B is a low-power first-infirst-out (FIFO) "elastic" storage register that can store 16 4-bit words. It is capable of handling input and output data at different shifting rates. This feature makes it particularly useful as a buffer between asynchronous systems.

Each word position in the register is clocked by a control flip-flop, which stores a marker bit. A "1" signifies that the position's data is filled and a "0" denotes a vacancy in that position. The control flip-flop detects the state of the preceding flip-flop and communicates its own status to the succeeding flip-flop. When a control flip-flop is in the "0" state and sees a "1" in the preceding flip-flop, it generates a clock pulse that transfers data from the preceding four data latches into its own four data latches and resets the preceding flip-flop to "0". The first and last control flip-flops have buffered outputs. Since all empty locations "bubble" automatically to the input end, and all valid data ripple through to the output end, the status of the first control flip-flop (DATA-IN READY) indicates if the FIFO is full, and the status of the last flip-flop (DATA-OUT READY) indicates if the FIFO contains data. As the earliest data are removed from the bottom of the data stack (the output end), all data entered later will automatically propagate (ripple) toward the output.

Loading Data — Data can be entered whenever the DATA-IN READY (DIR) flag is high, by a low to high transition on the SHIFT-IN (SI) input. This input must go low momentarily before the next word is accepted by the FIFO. The DIR flag will go low momentarily, until the data have been trans-

Features:

- Independent asynchronous inputs and outputs
- 3-state outputs Expandable in either direction
- Status indicators on input and output Reset capability
- Standardized, symmetrical output characteristics
- 100% tested for quiescent current at 20 V
- 5-V, 10-V, and 15-V parametric ratings
- Maximum input current of 1 µA at 18 V over full package-temperature range;
 100 nA at 18 V and 25°C
- Noise margin (over full package-temperature range): 1 V at V_{DD} = 5 V
 2 V at V_{DD} = 10 V
 2.5 V at V_{DD} = 15 V
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"

ferred to the second location. The flag will remain low when all 16-word locations are filled with valid data, and further pulses on the SI input will be ignored until DIR goes high.

Unloading Data — As soon as the first word has rippled to the output, DATA-OUT READY (DOR) goes high, and data can be removed by a falling edge on the SO input. This falling edge causes the DOR signal to go low while the word on the output is dumped and the next word moves to the output. As long as valid data are available in the FIFO, the DOR signal will go high again signifying that the next word is ready at the output. When the FIFO is empty, DOR will remain low, and any further commands will be ignored until a "1" marker ripples down to the last control register,

DO ٥n 12 Dι QI D2 92 03 - 03 DATA-OUT HIFT OUT 15 DATA-IN READY V_{DO} = 16 MASTER 92CS-27282R **FUNCTIONAL DIAGRAM**

Applications:

CD40105B Types

- Bit rate smoothing
- CPU/terminal buffering
- Data communications
- Peripheral buffering
- Line printer input buffers
- Auto dialers
- CRT buffer memories
- Radar data acquisition

when DOR goes high. Unloading of data is inhibited while the 3-state control input is high. The 3-state control signal should not be shifted from high to low (data outputs turned on) while the SHIFT-OUT is at logic 0. This level change would cause the first word to be shifted out (unloaded) immediately and the data to be lost.

Cascading — The CD40105B can be cascaded to form longer registers simply by connecting the DIR to SO and DOR to SI. In the cascaded mode, a MASTER RESET pulse must be applied after the supply voltage is turned on. For words wider than 4 bits, the DIR and the DOR outputs must be gated together with AND gates. Their outputs drive the SI and SO inputs in parallel, if expanding is done in both directions (see Figs. 3 and 15).

3-State Outputs — In order to facilitate data busing, 3-state outputs are provided on the data output lines, while the load condition of the register can be detected by the state of the DOR output.

Master Reset — A high on the MASTER RESET (MR) sets all the control logic marker bits to "0". DOR goes low and DIR goes high. The contents of the data register are not changed, only declared invalid, and will be superseded when the first word is loaded. The shift-in must be low during Master Reset.

The CD40105B types are supplied in 16-lead hermetic dual-in-line ceramic packages (D and F suffixes), 16-lead dual-in-line plastic packages (E suffix), and in chip form (H suffix).

MAXIMUM RATINGS, Absolute-Maximum Values: DC SUPPLY-VOLTAGE RANGE, (VDD) Voltages referenced to VSS Terminal) VOLTAGE RANGE, ALL INPUTS DC INPUT VOLTAGE RANGE, ALL INPUTS DC INPUT CURRENT, ANY ONE INPUT # 10mA POWER DISSIPATION PER PACKAGE (PD): For TA = -55°C to +100°C For TA = +100°C to +125°C Derate Linearity at 12mW/°C to 200mW DEVICE DISSIPATION PER OUTPUT TRANSISTOR FOR TA = FULL PACKAGE-TEMPERATURE RANGE (All Package Types) 100mW OPERATING-TEMPERATURE RANGE (TA) STORAGE TEMPERATURE RANGE (Tatg) -65°C to +150°C LEAD TEMPERATURE (DURING SOLDERING): At distance 1/16 ± 1/32 inch (1.59 ± 0.79mm) from case for 10s max +265°C

RECOMMENDED OPERATING CONDITIONS at 25°C, Except as Noted

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	V _{DD}	LIM	UNITS	
	(V)	Min.	Max.	
Supply-Voltage Range (For T _A = Full Package – Temperature Range)) i	3	18	٧
Shift-In or Shift-Out Rate	5 10 15	- , 	1.5 3 4	MHz
Shift-In Pulse Width (Pin 3)	5 10 15	200 80 60		ns
Shift-Out Pulse Width (Pin 15)	5 10 15	180 75 55	-	ns
Shift-In or Shift-Out Rise Time	5 10 15	_ _ _	15 15 15	μs
Shift-In Fall Time	5 10 15	_ _ _	15 15 15	μs
Shift-Out Fall Time	5 10 15	-	15 5 5	μς
Data Hold Time	5 10 15	350 150 120	- :	ns
Master Reset Pulse Width	5 10 15	220 90 60	- - -	ns




Fig. 1 - Logic diagram for the CD401058.




Fig. 2 - CD40105B functional block diagram.




Fig. 3 - Expansion, 4-bits wide-by-16 N-bits long.




Fig. 4 — Typical output low (sink) current characteristics.




Fig. 5 - Minimum output low (sink) current characteristics.

CHARAC- TERISTIC	CONDITIONS			LIMITS AT INDICATED TEMPERATURES (°C)							NIT				
	Vo	v _o	Vo	Vo	Vo	VIN	v _{DD}						+25		S
	(V)	(V)	(V)		-40	+85	+125	Min.	Тур.	Max.					
Quiescent		0,5	.5	5	5	150	150		0.04	5					
Device	_	0,10	-10	10	10	300	300	_	0.04	10	μА				
Current,		0,15	15	20	20	600	600	_	0.04	20					
DD Max.	_	0,20	20	100	100	3000	3000	-	0.08	100					
Output Low	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1	-					
(Sink) Current	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	_					
OL Min.	1.5	0,15	15	4.2	4	2.8	2.4	3.4	6.8	_	1				
O Am A Hinb	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1	_	mA				
Output High (Source) Current, IOH Min.	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	-					
	9.5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6	-					
	13.5	0,15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8	_					
Output Voltage:		0,5	5		-0	.05	_	0	0.05						
Low-Level,	· —	0,10	10		0	.05	-	0	0.05	1					
V _{OL} Max.	_	0,15	15		0	.05	_	0	0.05	1 v					
Output	_	0,5	5	4.95					5	_					
Voltage:	_	0,10	10		9	.95	9.95	10	_						
High-Level, VOH Min.	_	0,15	15		14	.95	14.95	15	-						
	0.5,4.5	_	5			1.5	_	-	1.5						
Input Low Voltage	1,9	_	10			3		_	-	3	1				
VIL Max.	1.5,13.5	_	15			4		-	4	lv					
Input High	0.5,4.5	_	5			3.5		3.5	_	-					
Voltage,	1,9	_	10			7	7	-	-	1					
V _{IH} Min.	1.5,13.5	_	15			11		11	-	-	1				
Input Current I _{IN} Max.		0,18	18	±0.1	±0.1	±1	±1	-	±10-5	±0.1	μΑ				
3-State Output Leakage Current IOUT Max.	0,18	0,18	18	±0.4	±0.4	±12	±12	_	±10 ⁻⁴	±0.4	μΔ				




Fig. 9 — Typical dynamic power dissipation as a function of frequency.




Fig. 10 – Dynamic power dissipation test circuit.




Fig. 6 - Typical output high (source) current characteristics.




Fig. 7 — Minimum output high (source) current characteristics.




Fig. 8 - Typical transition time as a function of load capacitance.




Fig. 11 — Quiescent-device-current test circuit.

CD40105B Types

DYNAMIC ELECTRICAL CHARACTERISTICS at T $_A$ = 25°C; Input t $_r$, t $_f$ = 20 ns, C $_L$ = 50 pF, R $_L$ = 200 k Ω

CHARACTERISTIC	TEST CONDI			UNITS			
		V _{DD} (V)	Min. Typ		Max.		
Propagation Delay Time: Shift-Qut or Reset to Data-Out Ready, tpHL		5 10 15		185 90 65	370 180 130	ns	
Shift-In to Data-In Ready, tpHL		5 10 15	1 1	160 65 45	320 130 90	ns	
Shift-Out to Q _n Out,		5 10 15	- -	210 100 70		ns	
3-State Control to Data Out Note 1 tpZH, tpZL		5 10 15	,	140 60 40	280 120 80	ns	
tpHZ, tpLZ		5 10 15	1 1 1	100 50 40	200 100 80	ns	
Ripple-Through Delay Input to Output,		5 10 15	1 1 1	2 1 0.7	4 2 1.4	μs	
Transition Time, t _{THL} , t _{TLH}		5 10 15	1 1-1	100 50 40	200 100 80	ns	
Maximum Shift-In or Shift-Out Rate,		5 10 15	1.5 3 4	3 6 8	1, 1-1	МНz	
Minimum Shift-In Pulse Width, (Pin 3) tw		5 10 15	1 1 1	100 40 30	200 80 60	ns	
Minimum Shift-Out Pulse Width, (Pin 15) ^t WL		5 10 15	- -	90 35 25	180 75 55	n s	
Maximum Shift-In or Shift-Out Rise Time, t _r		5 10 15	1 1 1	·	15 15 15	μς	
Maximum Shift-In Fall Time, t _f		5 10 15	1 1	1 1 1	15 15 15	μs	
Maximum Shift-Out Fall Time,		5 10 15	1 1	1 1 1	15 5 5	μs	
Minimum Data Setup Time, t _{SU}		5 10 15	_ _ _	- - -	0 0 0	ns	
Minimum Data Hold Time, t _H		5 10 15	1 1	175 75 60	350 150 120	ns	
Data-In Ready Pulse Width, t _{WL}		5 10 15	1 1	260 100 70	520 200 140	ns	
Data-Out Ready Pulse Width, t _{WL}		5 _. 10 15	1, 1-1	220 90 65	440 180 130	ns	
Minimum Master Reset Pulse Width, ^t WH		5 10 15	_ _ _	100 45 30	200 90 60	ns	
Input Capacitance C _{IN}	(Any Input)	_	_	5	7.5	pF	

Note 1: The Output Enable Line (Pin 1) should be low for limits specified.




Fig. 12 - Input-voltage test circuit.





Fig. 13 - Input current test circuit.



TERMINAL ASSIGNMENT




Fig. 14 — Timing diagram for the CD40105B. Annual Section 14





Fig. 15 - Expansion, 8-bits-wide-by-16 N-bits long using CD40105.



Dimension and pad layout for CD40105B.

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10⁻³ inch).

www.ti.com 7-Oct-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
CD40105BE	Active	Production	PDIP (N) 16	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD40105BE
CD40105BE.A	Active	Production	PDIP (N) 16	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD40105BE
CD40105BF	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	CD40105BF
CD40105BF.A	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	CD40105BF
CD40105BF3A	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	CD40105BF3A
CD40105BF3A.A	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	CD40105BF3A

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE OPTION ADDENDUM

www.ti.com 7-Oct-2025

OTHER QUALIFIED VERSIONS OF CD40105B, CD40105B-MIL:

• Military : CD40105B-MIL

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 23-May-2025

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
CD40105BE	N	PDIP	16	25	506	13.97	11230	4.32
CD40105BE	N	PDIP	16	25	506	13.97	11230	4.32
CD40105BE.A	N	PDIP	16	25	506	13.97	11230	4.32
CD40105BE.A	N	PDIP	16	25	506	13.97	11230	4.32

14 LEADS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated