

# ADS980x 20-Bit, 2MSPS/Ch, 8-Channel, Simultaneous-Sampling ADCs With Integrated Analog Front-End

#### 1 Features

- 8-channel, 20-bit ADC with analog front-end:
  - Simultaneous sampling
  - Constant 1MΩ input impedance front-end
  - 2MSPS/ch speed for 8-channels
  - Speed-boost mode: 8MSPS/ch for 2-channels
- Programmable analog input ranges:
  - ±12V, ±10V, ±7V, ±5V, ±3.5V, and ±2.5V
  - Single-ended and differential inputs
  - Common-mode voltage range: ±12V
  - Input overvoltage protection: Up to ±18V
- User-selectable analog input bandwidth:
  - 22.7kHz and 700kHz
- Integrated low-drift precision references:
  - ADC reference: 4.096V
  - 2.5V reference output for external circuits
- Excellent AC and DC performance at fullthroughput:
  - DNL: ±0.5ppm, INL: ±2.5ppm
  - SNR: 90.3dBFS, THD: –113dB
- Power supply:
  - Analog and digital: 5V and 1.8VDigital interface: 1.2V to 1.8V
- Temperature range: –40°C to +125°C

# 2 Applications

- Semiconductor test
- Programmable DC power supplies
- Parametric measurement units (PMU)

# 3 Description

The ADS9803 is an eight-channel data acquisition (DAQ) system based on a simultaneous sampling, 20-bit successive approximation register (SAR) analog-to-digital converter (ADC). The ADS9803 features a complete analog front-end (AFE) for each channel with an input clamp. The device also features a  $1M\Omega$  input impedance and a programmable gain amplifier (PGA) with user-selectable bandwidth options. The high input impedance allows direct connection with sensors and transformers, thus eliminating the need for external driver circuits. Configure the ADS9803 to accept  $\pm 12V$ ,  $\pm 10V$ ,  $\pm 7V$ ,  $\pm 5V$ ,  $\pm 3.5V$ , and  $\pm 2.5V$  bipolar inputs with up to  $\pm 12V$  input common-mode voltage.

A digital interface supporting 1.2V to 1.8V operation enables the ADS9803 to be used without external voltage level translators.


#### **Package Information**


PART NUMBER	PACKAGE <sup>(1)</sup>	PACKAGE SIZE <sup>(2)</sup>
ADS9801 <sup>(3)</sup> , ADS9803	RSH (VQFN, 56)	7mm × 7mm

- For more information, see the Mechanical, Packaging, and Orderable Information.
- (2) The package size (length × width) is a nominal value and includes pins, where applicable.
- (3) Preview information (not Production Data).

#### **Device Information**

PART NUMBER	SPEED	TOTAL POWER						
ADS9803	2MSPS/channel	220mW						
ADS9801	1MSPS/channel	160mW						





**Device Block Diagram** 



# **Table of Contents**

1 Features	1	6.5 Programming	32
2 Applications		7 Register Map	
3 Description		7.1 Register Bank 0	
4 Pin Configuration and Functions	3	7.2 Register Bank 1	
5 Specifications	<mark>5</mark>	7.3 Register Bank 2	53
5.1 Absolute Maximum Ratings	<mark>5</mark>	8 Application and Implementation	54
5.2 ESD Ratings	<u>5</u>	8.1 Application Information	54
5.3 Recommended Operating Conditions	6	8.2 Typical Application	54
5.4 Thermal Information	<mark>6</mark>	8.3 Power Supply Recommendations	57
5.5 Electrical Characteristics	7	8.4 Layout	58
5.6 Timing Requirements	10	9 Device and Documentation Support	59
5.7 Switching Characteristics		9.1 Receiving Notification of Documentation Updates.	59
5.8 Timing Diagrams	11	9.2 Support Resources	59
5.9 Typical Characteristics	14	9.3 Trademarks	59
6 Detailed Description	19	9.4 Electrostatic Discharge Caution	59
6.1 Overview	19	9.5 Glossary	59
6.2 Functional Block Diagram	19	10 Revision History	59
6.3 Feature Description	20	11 Mechanical, Packaging, and Orderable	
6.4 Device Functional Modes	30	Information	59



# **4 Pin Configuration and Functions**




Figure 4-1. RSH Package, 56-Pin VQFN (Top View)

**Table 4-1. Pin Functions** 

PIN		TYPE(1)	DESCRIPTION
NAME	NO.	IIPE\''	DESCRIPTION
AIN1M	55	Al	Analog input channel 1, negative input.
AIN1P	54	Al	Analog input channel 1, positive input.
AIN2M	2	Al	Analog input channel 2, negative input.
AIN2P	1	Al	Analog input channel 2, positive input.
AIN3M	4	Al	Analog input channel 3, negative input.
AIN3P	3	Al	Analog input channel 3, positive input.
AIN4M	6	Al	Analog input channel 4, negative input.
AIN4P	5	Al	Analog input channel 4, positive input.
AIN5M	10	Al	Analog input channel 5, negative input.
AIN5P	9	Al	Analog input channel 5, positive input.
AIN6M	12	Al	Analog input channel 6, negative input.
AIN6P	11	Al	Analog input channel 6, positive input.
AIN7M	14	Al	Analog input channel 7, negative input.
AIN7P	13	Al	Analog input channel 7, positive input.



# **Table 4-1. Pin Functions (continued)**

PII	N		
NAME	NO.	TYPE <sup>(1)</sup>	DESCRIPTION
AIN8M	17	Al	Analog input channel 8, negative input.
AIN8P	16	Al	Analog input channel 8, positive input.
AVDD_5V	15, 56	P P	5V analog supply. Connect 1μF and 0.1μF decoupling capacitors to GND.
<del>CS</del>	25	DI	Chip-select input for the SPI configuration; active low. This pin has an internal $100k\Omega$ pullup resistor to IOVDD.
D0	34	DO	Serial output data lane 0.
D1	35	DO	Serial data output lane 1.
D2	36	DO	Serial data output lane 2.
D3	37	DO	Serial data output lane 3.
DCLKOUT	33	DO	Clock output for the data interface.
FCLKOUT	40	DO	Frame synchronization output for the data interface.
GND	7, 23, 29, 42, 46	Р	Ground.
IOVDD	30, 41	Р	Digital I/O supply for the data interface. Connect 1μF and 0.1μF decoupling capacitors to GND.
NC	20, 38, 39, 50, 51	_	Not connected. No external connection.
PWDN	32	DI	Power-down control; active low. $\overline{PWDN}$ has an internal 100k $\Omega$ pullup resistor to the digital interface supply.
REFIO	52	AI/AO	REFIO acts as an internal reference output when the internal reference is enabled. REFIO functions as an input pin for the external reference when the internal reference is disabled. Connect a 10µF decoupling capacitor to the REFM pins.
REFM	8, 18, 53	Al	Reference ground potential. Connect to GND.
REFOUT_2V5	19	AO	2.5V reference output. Connect a decoupling 10µF capacitor to the REFM pins.
RESET	31	DI	Reset input for the device; active low. $\overline{\text{RESET}}$ has an internal $100\text{k}\Omega$ pullup resistor to the digital interface supply.
SCLK	26	DI	Serial clock input for the configuration interface. $\overline{SCLK}$ has an internal $100k\Omega$ pulldown resistor to the digital interface ground.
SDI/EXTREF	27	DI	SDI is a multifunction logic input. Pin function is determined by the SPI_EN pin. SDI has an internal 100kΩ pulldown resistor to GND.  SPI_EN = 0b: SDI is the logic input to select between the internal or external reference.  Connect SDI to GND for the external reference. Connect SDI to IOVDD for the internal reference.  SPI_EN = 1b: Serial data input for the configuration interface.
SDO	28	DO	Serial data output for the configuration interface.
SMPL_CLKM	43	DI	Connect SMPL_CLKM to GND for a single-ended ADC sampling clock input. SMPL_CLKM is the negative input for the differential sampling clock input to the ADC.
SMPL_CLKP	44	DI	Single-ended ADC sampling clock input. SMPL_CLKP is the positive input for the differential sampling clock input to the ADC.
SMPL_SYNC	45	DI	Synchronization input. See the <i>Synchronizing Multiple ADCs</i> section on how to use the SMPL_SYNC pin.
SPI_EN	24	DI	Logic input to enable the SPI configuration ( $\overline{\text{CS}}$ , SCLK, SDI, and SDO). SPI_EN has an internal $100\text{k}\Omega$ pullup resistor to the digital interface supply.
VDD_1V8	21, 22, 47, 48, 49	Р	1.8V power-supply. Connect 1μF and 0.1μF decoupling capacitors to GND.
Thermal pad		Р	Exposed thermal pad; connect to GND.

<sup>(1)</sup> I = input, O = output, I/O = input or output, G = ground, and P = power.



# 5 Specifications

# 5.1 Absolute Maximum Ratings

over operating ambient temperature range (unless otherwise noted)(1)

	MIN	MAX	UNIT
AVDD_5V to GND	-0.3	6	V
VDD_1V8 to GND	-0.3	2.1	V
IOVDD to GND	-0.3	2.1	V
AINxP and AINxM to GND	-18	18	V
REFIO to REFM	REFM - 0.3	AVDD_5V + 0.3	V
REFM to GND	GND - 0.3	GND + 0.3	V
Digital inputs to GND	GND - 0.3	2.1	V
Input current to any pin except supply pins <sup>(2)</sup>	-10	10	mA
Junction temperature, T <sub>J</sub>	-40	150	°C
Storage temperature, T <sub>stg</sub>	-60	150	°C

<sup>(1)</sup> Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

# 5.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification ANSI/ESDA/ JEDEC JS-002, all pins <sup>(2)</sup>	±500	V

<sup>(1)</sup> JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.

<sup>(2)</sup> Limit pin current to 10mA or less.

<sup>(2)</sup> JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.



# **5.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER SU	PPLY				'	
AVDD_5V	Analog power supply	AVDD_5V to GND	4.75	5	5.25	V
VDD_1V8	Power supply	VDD_1V8 to GND	1.75	1.8	1.85	V
IOVDD	Digital interface power supply	IOVDD to GND	1.15	1.8	1.85	V
REFERENC	E VOLTAGE				'	
V <sub>REF</sub>	Reference voltage to the ADC	External reference	4.088	4.096	4.104	V
ANALOG IN	PUTS				'	
	Full-scale input range	RANGE_CHx = 2	-2.5		2.5	
		RANGE_CHx = 1	-3.5		3.5	٧
\/		RANGE_CHx = 0	-5		5	
$V_{FSR}$		RANGE_CHx = 3	-7		7	
		RANGE_CHx = 4	-10		10	
		RANGE_CHx = 5	-12		12	
AINxP	Operating input voltage, positive input	AINxP to GND	-17		17	V
AINxM	Operating input voltage, negative input	AINxM to GND	-17		17	٧
TEMPERAT	URE RANGE				'	
T <sub>A</sub>	Ambient temperature		-40	25	125	°C

#### **5.4 Thermal Information**

		ADS980x	
	THERMAL METRIC <sup>(1)</sup>	RSH (VQFN)	UNIT
		56 PINS	
R <sub>0JA</sub>	Junction-to-ambient thermal resistance	23.2	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	10.5	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	6.1	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	0.1	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	6.0	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	0.9	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application note.

#### www.ti.com

# 5.5 Electrical Characteristics

at AVDD\_5V = 4.75V to 5.25V, VDD\_1V8 = 1.75V to 1.85V, IOVDD = 1.15V to 1.85V,  $V_{REF}$  = 4.096V (external), and maximum throughput (unless otherwise noted); minimum and maximum values at  $T_A$  =  $-40^{\circ}C$  to  $+125^{\circ}C$ ; typical values at  $T_A$ = 25°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ANALOG	INPUTS					
R <sub>IN</sub>	Input impedance	All input ranges	0.8	1	1.2	МΩ
	Input impedance thermal drift	All input ranges		10	30	ppm/°C
	Input capacitance			10		pF
ANALOG	INPUT FILTER		,			
		Low-bandwidth filter, all input ranges		22.7		
		Wide-bandwidth filter, input range = ±2.5V		221		
		Wide-bandwidth filter, input range = ±3.5V		325		
BW <sub>(-3 dB)</sub>	Analog input LPF bandwidth  –3 dB	Wide-bandwidth filter, input range = ±5V		500		kHz
	-0 ub	Wide-bandwidth filter, input range = ±7V	,	700		
		Wide-bandwidth filter, input range = ±10V	,	691		
		Wide-bandwidth filter, input range = ±12V		664		
DC PERF	FORMANCE <sup>(3) (4)</sup>				'	
	Resolution	No missing codes	20			Bits
DNL	Differential nonlinearity	Wide CM enabled and disabled, all ranges	-0.99	±0.5	0.99	ppm
INL	Integral nonlinearity	RANGE = ±5V and ±10V, TA = 20°C to 60°C, AVDD_5V = 4.9V to 5.1V	-7	±3	7	ppm
		All ranges	-16	±3.2	16	ppm
		RANGE = ±5V, ±10V, and ±12V	-300	±60	300	
	0.5	RANGE = ±5V, ±10V, and ±12V	-400	±100	400	
	Offset error	RANGE = ±5V, ±10V, and ±12V	-700	±100	700	ppm
		RANGE = ±5V, ±10V, and ±12V		±200		
	0" 1 11"	All ranges, T <sub>A</sub> = 0°C to 70°C		0.6	2	10.0
	Offset error thermal drift	All ranges		0.6		ppm/°C
	Gain error	All ranges	-0.038	±0.008	0.038	%FSR
	0	All ranges, T <sub>A</sub> = 0°C to 70°C		0.6	3	10.2
	Gain error thermal drift	All ranges		0.6		ppm/°C



# **5.5 Electrical Characteristics (continued)**

at AVDD\_5V = 4.75V to 5.25V, VDD\_1V8 = 1.75V to 1.85V, IOVDD = 1.15V to 1.85V,  $V_{REF}$  = 4.096V (external), and maximum throughput (unless otherwise noted); minimum and maximum values at  $T_A$  = -40°C to +125°C; typical values at  $T_A$  = 25°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
AC PER	FORMANCE <sup>(3)</sup> (4)					
		Low-noise filter, f <sub>IN</sub> = 2kHz, range = ±2.5V	85.3	87.4		
		Low-noise filter, f <sub>IN</sub> = 2kHz, range = ±3.5V	86.3	88.4		
		Low-noise filter, f <sub>IN</sub> = 2kHz, range = ±5V	87	89.1		
		Low-noise filter, f <sub>IN</sub> = 2kHz, range = ±7V	87.5	89.8		
		Low-noise filter, f <sub>IN</sub> = 2kHz, range = ±10V	88	90.2		
		Low-noise filter, f <sub>IN</sub> = 2kHz, range = ±12V	88.1	90.3		
SNR		Wide-bandwidth filter, f <sub>IN</sub> = 2kHz, range = ±2.5V	77.1	79.1		
	Signal-to-noise ratio	Wide-bandwidth filter, f <sub>IN</sub> = 2kHz, range = ±3.5V	77.4	79.4		dBFS
		Wide-bandwidth filter, f <sub>IN</sub> = 2kHz, range = ±5V	77.5	79.7		
		Wide-bandwidth filter, f <sub>IN</sub> = 2kHz, range = ±7V	77.7	79.9		
		Wide-bandwidth filter, f <sub>IN</sub> = 2kHz, range = ±10V	79.5	81.6		
		Wide-bandwidth filter, f <sub>IN</sub> = 2 kHz, range = ±12V	80.2	82.4		
		Low-noise filter, f <sub>IN</sub> = 2kHz, range = ±2.5V	85.2	87.3		dB
		Low-noise filter, f <sub>IN</sub> = 2kHz, range = ±3.5V	86.2	88.3		
		Low-noise filter, f <sub>IN</sub> = 2kHz, range = ±5V	86.9	89		
		Low-noise filter, f <sub>IN</sub> = 2kHz, range = ±7V	87.4	89.7		
		Low-noise filter, f <sub>IN</sub> = 2kHz, range = ±10V	87.9	90.1		
		Low-noise filter, f <sub>IN</sub> = 2kHz, range = ±12V	88	90.2		
	Signal-to-noise + distortion ratio	Wide-bandwidth filter, f <sub>IN</sub> = 2kHz, range = ±2.5V	77	79		
SINAD		Wide-bandwidth filter, f <sub>IN</sub> = 2kHz, range = ±3.5V	77.3	79.3		
		Wide-bandwidth filter, f <sub>IN</sub> = 2kHz, range = ±5V	77.4	79.6		
		Wide-bandwidth filter, f <sub>IN</sub> = 2kHz, range = ±7V	77.6	79.8		
		Wide-bandwidth filter, f <sub>IN</sub> = 2kHz, range = ±10V	79.4	81.5		
		Wide-bandwidth filter, f <sub>IN</sub> = 2 kHz, range = ±12V	80.1	82.3		
THD	Total harmonic distortion	Low-noise filter, f <sub>IN</sub> = 2kHz, all ranges		-113		dB
	Total Harmonio distortion	Wide-bandwidth filter, f <sub>IN</sub> = 2kHz, all ranges		-113		
SFDR	Spurious-free dynamic range	f <sub>IN</sub> = 2kHz		102		dB
ח∟ות	opunous-nee dynamic range	f <sub>IN</sub> = 2kHz, <i>data averaging</i> enabled		113		1 08
	CMRR	At dc		-70		dB
	Isolation crosstalk	At dc		-100		dB

# 5.5 Electrical Characteristics (continued)

at AVDD\_5V = 4.75V to 5.25V, VDD\_1V8 = 1.75V to 1.85V, IOVDD = 1.15V to 1.85V,  $V_{REF}$  = 4.096V (external), and maximum throughput (unless otherwise noted); minimum and maximum values at  $T_A$  = -40°C to +125°C; typical values at  $T_A$  = 25°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INTERNA	AL REFERENCE					
V <sub>REF</sub> (1)	Voltage on REFIO pin (configured as output)	1μF capacitor on REFIO pin, T <sub>A</sub> = 25°C	4.092	4.096	4.1	V
	Reference temperature drift			7	20	ppm/°C
DIGITAL	INPUTS					
V <sub>IL</sub>	Input low logic level		-0.3		0.3 IOVDD	V
V <sub>IH</sub>	Input high logic level		0.7 IOVDD		IOVDD	V
	Input capacitance			6		pF
LVDS SA	MPLING CLOCK INPUT					
\/	High-level input voltage (P – M)	AC coupled	100			mV
$V_{TH}$	High-level input voltage (F – W)	DC coupled	300			IIIV
V	Low level input veltage (D. M.)	AC coupled			-100	mV
$V_{TL}$	Low-level input voltage (P – M)	DC coupled			-300	IIIV
V <sub>ICM</sub>	Input common-mode voltage		0.5	1.2	1.4	V
DIGITAL	OUTPUTS					
V <sub>OL</sub>	Output low logic level	I <sub>OL</sub> = 200μA sink	0		0.2 IOVDD	V
V <sub>OH</sub>	Output high logic level	I <sub>OH</sub> = 200μA source	0.8 IOVDD		IOVDD	V
POWER :	SUPPLY - ADS9803				1	
	Total power dissipation	Maximum throughput		244	304	mW
	Committee and the me AVDD TV	Maximum throughput, internal reference		28.3	32	A
I <sub>AVDD_5V</sub>	Supply current from AVDD_5V	Power-down		0.2	2	mA
	Committee and the many VDD 41/0	Maximum throughput, internal reference		52	70	Л
I <sub>VDD_1V8</sub>	Supply current from VDD_1V8	Power-down		0.2	8	mA
	Committee and the man IOV/DD	Maximum throughput, C <sub>L</sub> = 10pF		5	10	Л
I <sub>IOVDD</sub>	Supply current from IOVDD	Power-down		0.1	2	mA
POWER	SUPPLY - ADS9801					
	Total power dissipation	Maximum throughput		177	215	mW
	Supply current from AVDD_5V	Maximum throughput, internal reference		21.3	25	^
I <sub>AVDD_5V</sub>	Supply current from AVDD_5V	Power-down		0.2	2	mA
	Supply current from VDD_1V8	Maximum throughput, internal reference		35	43	^
I <sub>VDD_1V8</sub>	Supply current from VDD_1V8	Power-down		0.2	8	mA
	Supply current from IOVDD	Maximum throughput, C <sub>L</sub> = 10pF		4	7	
I <sub>IOVDD</sub>	Supply current from IOVDD	Power-down		0.1	2	mA

<sup>(1)</sup> Does not include the variation in voltage resulting from solder shift effects.

<sup>(2)</sup> Measured with analog input common-mode voltage range ≤ ±RANGE/2 as described in Wide Common-Mode Configuration for Differential Inputs

<sup>(3)</sup> Minimum and maximum specifications are applicable for low-bandwidth filter setting.



# 5.6 Timing Requirements

at AVDD\_5V = 4.75V to 5.25V, VDD\_1V8 = 1.75V to 1.85V, IOVDD = 1.15V to 1.85V,  $V_{REF}$  = 4.096V (internal or external), and maximum throughput (unless otherwise noted); minimum and maximum values at  $T_A$  = -40°C to +125°C; typical values at  $T_A$  = 25°C

			MIN	MAX	UNIT
CONVERSION C	YCLE				
f <sub>SMPL_CLK</sub>	Sampling frequency	ADS9803	3.9	8.1	MHz
f <sub>SMPL_CLK</sub>	Sampling frequency	ADS9801	3.9	4.1	MHz
t <sub>SMPL_CLK</sub>	Sampling time interval		1 / f <sub>SMPL_CLK</sub>		ns
t <sub>PL_SMPL_CLK</sub>	SMPL_CLK low time		0.45 t <sub>SMPL_CLK</sub>	0.55 t <sub>SMPL_CLK</sub>	ns
t <sub>PH_SMPL_CLK</sub>	SMPL_CLK high time		0.45 t <sub>SMPL_CLK</sub>	0.55 t <sub>SMPL_CLK</sub>	ns
SPI INTERFACE	TIMINGS (CONFIGURATION INT	ERFACE)			
f <sub>SCLK</sub>	Maximum SCLK frequency			20	MHz
t <sub>PH_CK</sub>	SCLK high time	SCLK high time		0.52	t <sub>CLK</sub>
t <sub>PL_CK</sub>	SCLK low time	SCLK low time		0.52	t <sub>CLK</sub>
t <sub>hi_CS</sub>	Pulse duration: CS high	Pulse duration: CS high			ns
t <sub>d_CSCK</sub>	Delay time: CS falling to the f	irst SCLK capture edge	20		ns
t <sub>su_CKDI</sub>	Setup time: SDI data valid to	the SCLK rising edge	10		ns
t <sub>ht_CKDI</sub>	Hold time: SCLK rising edge	to data valid on SDI	5		ns
t <sub>D_CKCS</sub>	Delay time: last SCLK falling	Delay time: last SCLK falling to CS rising			ns
CMOS DATA INT	ERFACE		•	1	
t <sub>su_SS</sub>	Setup time: SMPL_SYNC risi edge	ng edge to SMPL_CLK falling	10		ns
t <sub>ht SS</sub>	Hold time: SMPL_CLK falling	edge to SMPL_SYNC high	10		ns

# 5.7 Switching Characteristics

at AVDD\_5V = 4.75V to 5.25V, VDD\_1V8 = 1.75V to 1.85V, IOVDD = 1.15V to 1.85V,  $V_{REF}$  = 4.096V (internal or external), and maximum throughput (unless otherwise noted); minimum and maximum values at  $T_A$  = -40°C to +125°C; typical values at  $T_A$  = 25°C

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
RESET					
t <sub>PU</sub>	Power-up time for device			30	ms
SPI INTERFA	CE TIMINGS (Configuration Interface)				
t <sub>den_CKDO</sub>	Delay time: 8 <sup>th</sup> SCLK rising edge to data enable			22	ns
t <sub>dz_CKDO</sub>	Delay time: 24 <sup>th</sup> SCLK rising edge to SDO going Hi-Z			50	ns
t <sub>d_CKDO</sub>	Delay time: SCLK falling edge to corresponding data valid on SDO			16	ns
t <sub>ht_CKDO</sub>	Delay time: SCLK falling edge to previous data valid on SDO		2		ns
CMOS DATA	INTERFACE				1
4	Data algebrasians	DDR mode	10		
t <sub>DCLK</sub>	Data clock output	SDR mode	20		ns
	Clock duty cycle		45	55	%
t <sub>off_DCLKDO_r</sub>	Time offset: DCLK rising to corresponding data valid	DDR mode	t <sub>DCLK</sub> / 4 – 1.5	t <sub>DCLK</sub> / 4 + 1.5	ns
t <sub>off_DCLKDO_f</sub>	Time offset: DCLK falling to corresponding data valid	DDR mode	t <sub>DCLK</sub> / 4 – 1.5	t <sub>DCLK</sub> / 4 + 1.5	ns
t <sub>d_DCLKDO</sub>	Time delay: DCLK rising to corresponding data valid	SDR mode	-1	1	ns
t <sub>d_SYNC_FCLK</sub>	Time delay: SMPL_CLK falling edge with SYNC signal to corresponding FCLKOUT rising edge		3	4	t <sub>SMPL_CLF</sub>

# 5.8 Timing Diagrams




Figure 5-1. SPI Configuration Interface




Figure 5-2. 4-SDO DDR CMOS Data Interface




Figure 5-3. 2-SDO DDR CMOS Data Interface






Figure 5-4. 4-SDO SDR CMOS Data Interface





Figure 5-5. 2-SDO SDR CMOS Data Interface




## 5.9 Typical Characteristics


at  $T_A$  = 25°C, AVDD\_5V = 5V, AVDD\_1V8 = 1.8V, DVDD\_1V8 = 1.8V, internal  $V_{REF}$  = 4.096V, and maximum throughput (unless otherwise noted)



at  $T_A$  = 25°C, AVDD\_5V = 5V, AVDD\_1V8 = 1.8V, DVDD\_1V8 = 1.8V, internal  $V_{REF}$  = 4.096V, and maximum throughput (unless otherwise noted)



at  $T_A$  = 25°C, AVDD\_5V = 5V, AVDD\_1V8 = 1.8V, DVDD\_1V8 = 1.8V, internal  $V_{REF}$  = 4.096V, and maximum throughput (unless otherwise noted)






Figure 5-22. Offset Error vs Temperature, RANGE = ±5V






Figure 5-23. Offset Error vs Temperature, RANGE = ±10V

Low bandwidth and wide bandwidth

at  $T_A$  = 25°C, AVDD\_5V = 5V, AVDD\_1V8 = 1.8V, DVDD\_1V8 = 1.8V, internal  $V_{REF}$  = 4.096V, and maximum throughput (unless otherwise noted)



at  $T_A = 25$ °C, AVDD\_5V = 5V, AVDD\_1V8 = 1.8V, DVDD\_1V8 = 1.8V, internal  $V_{REF} = 4.096$ V, and maximum throughput (unless otherwise noted)




# 6 Detailed Description

#### 6.1 Overview

The ADS9803 is an 20-bit data acquisition (DAQ) system with eight analog input channels configurable as either single-ended or differential. Each analog input channel consists of an input clamp protection circuit and a programmable gain amplifier (PGA) with user-selectable bandwidth options. The input signals are digitized with an 20-bit analog-to-digital converter (ADC), based on the successive approximation register (SAR) architecture. This overall system achieves a maximum throughput of 2MSPS per channel for all channels. The device has a 4.096V internal reference with several features that provide communication with a wide variety of digital hosts. These features include a fast-settling buffer, a programmable digital averaging filter to improve noise performance, and a high-speed data interface.

The device operates from 5V and 1.8V analog supplies and accommodates true bipolar input signals. The input clamp protection circuitry tolerates voltages up to  $\pm 18V$ . The device offers a constant  $1M\Omega$  resistive input impedance irrespective of the sampling frequency or the selected input range. The ADS9803 offers a simplified end design without requiring external high-voltage bipolar supplies and complicated driver circuits.

## 6.2 Functional Block Diagram





## **6.3 Feature Description**

#### 6.3.1 Analog Inputs

The ADS9803 incorporates eight, simultaneous sampling, 20-bit successive approximation register (SAR) analog-to-digital converters (ADCs). The device has a total of eight analog input pairs. The ADC digitizes the voltage difference between the analog input pairs AINxP – AINxM. Figure 6-1 shows the simplified circuit schematic for each analog input channel. This figure also shows the input clamp protection circuit, programmable gain amplifier (PGA), low-pass filter, high-speed ADC driver, and a precision 20-bit SAR ADC. Typical SNR for analog input ranges vs input common-mode ranges are shown in Table 6-5 for low-bandwidth mode and Table 6-6 for wide-bandwidth mode.




Figure 6-1. Front-End Circuit Schematic for the Selected Analog Input Channel

#### 6.3.1.1 Input Clamp Protection Circuit

The ADS9803 features an internal clamp protection circuit (Figure 6-1) on each of the eight analog input channels. The input clamp protection circuit allows each analog input to swing up to a maximum voltage of  $\pm 18V$ . Beyond an input voltage of  $\pm 18V$ , the input clamp circuit turns on and still operates from the single 5V supply. Figure 6-2 shows a typical current versus voltage characteristic curve for the input clamp.

For input voltages above the clamp threshold, verify the input current never exceeds ±10mA. A resistor placed in series with the analog inputs is an effective way to limit the input current. In addition to limiting the input current, the series resistor also provides an antialiasing, low-pass filter (LPF) when coupled with a capacitor. Matching the external source impedance on the AINxP and AINxM pins cancels any additional offset error.




Figure 6-2. Input Protection Clamp Profile, Input Clamp Current vs Source Voltage

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated

#### 6.3.1.2 Programmable Gain Amplifier (PGA)

The ADS9803 features a PGA at every analog input channel. The PGA supports single-ended and differential inputs with a bipolar signal swing. Table 6-1 lists the supported analog input ranges. Configure the analog input range independently for each channel with the RANGE\_CHx register fields in address 0xC2 and address 0xC3.

**Table 6-1. Analog Input Ranges** 

DIFFERENTIAL INPUTS	SINGLE-ENDED INPUTS	RANGE_CHx CONFIGURATION
±12V	±12V	5
±10V	±10V	4
±7V	±7V	3
±5V	±5V	0
±3.5V	±3.5V	1
±2.5V	±2.5V	2

Each analog input channel features an antialiasing, low-pass filter (LPF) at the output of the PGA. Table 6-2 lists the various programmable LPF options available in the ADS9803 corresponding to the analog input range. Figure 5-12 and Figure 5-13 illustrate the frequency responses for low-bandwidth and wide-bandwidth LPF configurations. Select the analog input bandwidth for the eight analog input channels with the ANA\_BW[7:0] bits in address 0xC0 of register bank 1.

**Table 6-2. Low-Pass Filter Corner Frequency** 

LPF	ANALOG INPUT RANGE	CORNER FREQUENCY (-3dB)
Low-bandwidth	All input ranges	22.7kHz
	±12V	664kHz
	±10V	691kHz
Wide-bandwidth	±7V	700kHz
wide-paridwidth	±5V	500kHz
	±3.5V	325kHz
	±2.5V	221kHz

# 6.3.1.3 Wide-Common-Mode Voltage Rejection Circuit

The ADS9803 features a common-mode (CM) rejection circuit at the analog inputs that supports CM voltages up to  $\pm 12$ V. The CM voltage for differential inputs is given by Equation 1. On power-up or after reset, the common-mode voltage range for the analog input channels is  $\pm 12$ V (CM\_CTRL\_EN = 0b). In all cases, verify the voltage at the analog inputs is within the *Absolute Maximum Ratings*.

Common mode voltage = 
$$\frac{\text{(Voltage on AINP)} + \text{(Voltage on AINM)}}{2}$$
 (1)

As described in Table 6-3, optimize the CM voltage rejection circuit for various CM voltages for differential inputs.

Table 6-3. Wide Common-Mode Configuration for Differential Inputs

COMMON-MODE	CM CTRL EN	ANALOG INPUT CHANNELS 1-4		ANALOG INPUT CHANNELS 5-8	
(CM) RANGE	OM_OTKL_LN	CM_EN_CH[4:1]	CM_RNG_CH[4:1]	CM_EN_CH[8:5]	CM_RNG_CH[8:5]
CM ≤ ±1V		0	Don't care	0	Don't care
CM ≤ ±RANGE / 2	1		0		0
CM ≤ ±6V		1	1	1	1
CM ≤ ±12V			2		2



The CM voltage rejection circuit is configured depending on the analog input range of the PGA when using single-ended inputs. Table 6-4 lists the recommended configuration for single-ended inputs for various analog input voltage ranges.

Table 6-4. Wide Common-Mode Configuration for Single-Ended Inputs

PGA ANALOG	CM CTRL EN	ANALOG INPUT CHANNELS 1-4		ANALOG INPUT CHANNELS 5–8	
INPUT RANGE	CW_CTRL_EN	CM_EN_CH[4:1]	CM_RNG_CH[4:1]	CM_EN_CH[8:5]	CM_RNG_CH[8:5]
±2.5V, ±3.5V, and ±5V	1	0	Don't care	0	Don't care
±7V, ±10V, and ±12V		1	0	1	0

Typical SNR for analog input ranges vs input common-mode ranges are shown in Table 6-5 for low-bandwidth mode and Table 6-6 for wide-bandwidth mode.

Table 6-5. Typical SNR (dBFS) for Analog Input Range vs Common-Mode Range in Low-Bandwidth Mode

RANGE	CM ≤ ±1V	CM ≤ ±RANGE / 2	CM ≤ ±6V	CM ≤ ±12V
±2.5V	88.3	87.4	85.2	83.4
±3.5V	88.3	88.4	87.0	85.4
±5V	90.1	89.1	88.4	87.2
±7V	-	89.8	89.4	88.5
±10V	-	90.2	90.2	89.5
±12V	-	90.3	90.3	89.9

Table 6-6. Typical SNR (dBFS) for Analog Input Range vs Common-Mode Range in Wide-Bandwidth Mode

RANGE	CM ≤ ±1V	CM ≤ ±RANGE / 2	CM ≤ ±6V	CM ≤ ±12V
±2.5V	80.5	79.1	76.7	74.7
±3.5V	81.1	79.4	77.6	75.8
±5V	81.6	79.7	78.4	76.7
±7V	-	80.0	79.2	77.5
±10V	_	81.6	81.2	79.7
±12V	_	82.4	82.4	80.9

## 6.3.2 ADC Transfer Function

The ADS9803 outputs 20 bits of conversion data in either straight-binary or binary two's-complement formats. The format for the output codes is the same across all analog channels. Select the format for the output codes with the DATA\_FORMAT register bits. Figure 6-3 and Table 6-7 show the transfer characteristics for the ADS9803. The LSB size depends on the analog input range selected.

Submit Document Feedback




Figure 6-3. Transfer Characteristics

Table 6-7. ADC Full-Scale Range and LSB Size

RANGE	+FS	MIDSCALE	-FS	LSB
±2.5V	2.5V	0V	-2.5V	4.77µV
±3.5V	3.5V	0V	-3.5V	6.68µV
±5V	5V	0V	-5V	9.54µV
±7V	7V	0V	-7V	1.34µV
±10V	10V	0V	-10V	19.07µV
±12V	12V	0V	-12V	22.89µV



#### 6.3.3 ADC Sampling Clock Input

Operate the ADS9803 with a differential or a single-ended clock input where the single-ended clock consumes less power consumption. For the sampling clock, use a free-running continuous clock. After a free-running sampling clock is applied, the ADC generates valid output data, the data clock, and the frame clock  $t_{PU\_SMPL\_CLK}$ . These parameters are specified in the *Switching Characteristics* section. The ADC output data, data clock, and frame clock are invalid when the sampling clock is stopped.

Figure 6-4 and Figure 6-5 show that the sampling clock is either differential or single-ended, respectively.




Figure 6-4. AC-Coupled Differential Sampling Clock




Figure 6-5. Single-Ended Sampling Clock

#### 6.3.4 Synchronizing Multiple ADCs

Use the SMPL\_SYNC signal to simultaneously sample all analog input channels of multiple ADS9803 devices. All ADS9803 devices share the same SMPL\_CLK and SMPL\_SYNC signals with identical delays external to the ADC. A positive pulse on the SMPL\_SYNC pin centered around the falling edge of the SMPL\_CLK signal synchronizes all ADCs; see Figure 5-2. The synchronization signal is only required one time after power-up with the sampling clock free-running, or after restarting sampling clock, or after a device reset. As illustrated in Figure 5-2, Figure 5-3, Figure 5-4, and Figure 5-5, the SYNC signal resets the internal analog channel selection logic and aligns the FCLKOUT signal to the data frame. If no SYNC signal is given, the internal analog channel selection logic and FCLKOUT are not synchronized, which leads to a different alignment between the sequence of channel output data and FCLKOUT. When using multiple ADCs with the same sampling clock, the SYNC signal makes sure all ADCs sample the same respective analog input channel at the same time.

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated

# 6.3.5 Reference Voltage

The ADS9803 has a precision, low-drift voltage reference internal to the device. For best performance, the internal reference noise is filtered (as shown in Figure 6-6) by connecting a  $10\mu\text{F}$  ceramic bypass capacitor to the REFIO pin. As shown in Figure 6-7, an external reference is also connected at the REFIO pin. When using an external reference, disable the internal reference voltage by either of the following two options:

- Configure the SPI (SPI\_EN pin = logic 1). Write PD\_REF = 1b in address 0xC1 of register bank 1.
- Use the SDI/EXTREF pin (SPI\_EN pin = logic 0). Set the SDI/EXTREF pin to logic 0 using a pulldown resistor.




Figure 6-6. Internal Reference Voltage




Figure 6-7. External Reference Voltage



#### 6.3.6 Data Interface

The ADS9803 supports 2-lane and 4-lane mode with single-data-rate (SDR) and double-data-rate (DDR) interface modes. Select the data interface using the configuration SPI as described in Table 6-8. The ADC generates the data (D[3:0]), data clock (DCLKOUT), and frame clock (FCLKOUT) in response to the sampling clock signal on the SMPL\_CLK input pin. The 20-bit ADC conversion result is output MSB first in a 24-bit data packet and the last six bits are zeroes.

The data interface signals are described as:

- D[3:0]: Data output from the ADC. In 4-lane mode all four lanes are used, whereas in 2-lane mode D3 and D1 are used to output ADC data.
- DCLKOUT: Data clock output from the ADC.
- FCLKOUT: Frame clock output from the ADC delimiting each set of 2-channel data.

Use the registers in Table 6-8 to configure the data interface.

**Table 6-8. Register Configurations For Interface Modes** 

INTERFACE MODE	FIGURE	DATA_RATE (Address = 0xC1)	DATA_LANES (Address = 0xC1)
4-lane, DDR	Figure 5-2	0	0
2-lane, DDR	Figure 5-3	0	1
4-lane, SDR	Figure 5-4	1	0
2-lane, SDR	Figure 5-5	1	1

#### 6.3.6.1 Data Clock Output

The ADS9803 features a source-synchronous data interface where the ADC provides the output data and the clock to capture the data. The clock to capture the data is output on the DCLKOUT pin. The clock frequency depends on the sampling clock speed, data rate (SDR or DDR), and number of output lanes (four lanes or two lanes) and is given by Equation 2. The frame clock frequency is given by Equation 3.

Data clock frequency = 
$$\frac{24 \text{ bits/channel} \times 8 \text{ channels}}{\text{Number of data lanes} \times \text{Data rate (SDR} = 1, DDR = 2)} \times \text{Frame clock frequency}$$
 (2)

Frame clock frequency = 
$$\frac{\text{Sampling clock frequency}}{4}$$
 (3)


Table 6-9 shows the data clock frequency for the maximum sampling rates for the ADS9803 for various interface modes.

Table 6-9. Data Clock Frequency for Interface Modes

INTERFACE MODE	(f <sub>SMPL_CLK</sub> = 4MHz)	$(f_{SMPL\_CLK} = 8MHz)$
4-lane, DDR	24MHz	48MHz
2-lane, DDR	48MHz	96MHz
4-lane, SDR	48MHz	96MHz
2-lane, SDR	96MHz	Not supported

#### 6.3.6.2 ADC Output Data Randomizer

The ADS9803 features a data output randomizer. When enabled, the ADC conversion result is bit-wise exclusive-ORed (XOR) with either the LSB of the conversion result (Figure 6-9) or XOR\_PRBS bit appended to the ADC data output (Figure 6-8). The LSB of the ADC conversion result and XOR\_PRBS have equal probability of being either 1 or 0. As a result of the XOR operation, the data output from the ADS9803 is randomized. The ground bounce created by the transmission of this randomized result over the data interface is uncorrelated with the analog input voltage. This uncorrelated transmission helps minimize interference between data transmission and analog performance of the ADC when the PCB layout does not minimize ground bounce.



#### 6.3.6.3 Data Averaging

The ADS9803 features two modes of data averaging to improve SNR - simple average and moving average. Simple averaging reduces the output data rate by a factor of 2 whereas moving average does not affect the output data rate. Table 6-10 and Table 6-11 show the register operations to enable and disable the simple average and moving average respectively.

Table 6-10. Register Operations for Simple Average

	•		
STEP#	REGISTER FIELD	ENABLE SIMPLE AVERAGE	DISABLE SIMPLE AVERAGE
1	REG_BANK_SEL	2	2
2	EN_AVG	1	0
3	AVG_CFG3	1	0
4	AVG_CFG2	3	0
5	AVG_CFG1	1	0
6	AVG_CFG4	3	0

Table 6-11. Register Operations for Moving Average

STEP#	REGISTER FIELD	ENABLE SIMPLE AVERAGE	DISABLE SIMPLE AVERAGE
1	REG_BANK_SEL	2	2
2	EN_AVG	1	0
3	EN_MVG_AVG	1	0

#### 6.3.6.4 Test Patterns for Data Interface

The ADS9803 features test patterns used by the host for debugging and verifying the data interface. The test patterns replace the ADC output data with predefined digital data. Enable the test patterns by configuring the corresponding register addresses 0x13 through 0x1B in bank 1.

Table 6-12 lists the test patterns supported by the ADS9803.




Figure 6-10. Register Bank for Test Patterns

**Table 6-12. Test Pattern Configurations** 

ADC OUTPUT	TP_EN_CH[4:1] TP_EN_CH[8:5]	TP_MODE_CH[4:1] TP_MODE_CH[8:5]	SECTION	RESULT1
ADC conversion result	0			
Fixed pattern	1	0 or 1	Fixed Pattern	CH[4:1] = TP0_A CH[8:5] = TP0_B
Digital ramp	1	2	Digital Ramp	CH[4:1] = Digital ramp CH[8:5] = Digital ramp
Alternating test patterns	1	3	Alternating Test Pattern	CH[1], CH[3] = TP0_A CH[2], CH[4] = TP1_A CH[8], CH[6] = TP0_B CH[7], CH[5] = TP1_B

#### Note

1. Configure the test patterns for two separate channel groups CH[4:1] and CH[8:5].

#### 6.3.6.4.1 Fixed Pattern

The ADC outputs fixed patterns defined in the TP0\_A and TP0\_B registers in place of the CH[4:1] and CH[8:5] data, respectively.

- Configure the test patterns in TP0\_A and TP0\_B
- Set TP\_EN\_CH[4:1] = 1, TP\_MODE\_CH[4:1] = 0 (address = 0x13), TP\_EN\_CH[8:5] = 1, and TP\_MODE\_CH[8:5] = 0 (address = 0x18)

#### 6.3.6.4.2 Digital Ramp

The ADC outputs digital ramp values with increments specified in the RAMP\_INC\_A and RAMP\_INC\_B registers in place of the CH[4:1] and CH[8:5] data, respectively.

Configure the increment value between two successive steps of the digital ramp in the RAMP\_INC\_A
 (address = 0x13) and RAMP\_INC\_B (address = 0x18) registers, respectively. The digital ramp increments by
 N + 1, where N is the value configured in these registers.



 Set TP\_EN\_CH[4:1] = 1, TP\_MODE\_CH[4:1] = 2 (address = 0x13), TP\_EN\_CH[8:5] = 1, and TP\_MODE\_CH[8:5] = 2 (address = 0x18)

## 6.3.6.4.3 Alternating Test Pattern

The ADC outputs alternating test patterns defined in the TP0\_A, TP1\_A and TP0\_B, TP1\_B registers in place of the CH[4:1] and CH[8:5] data, respectively.

- Configure the test patterns in TP0 A, TP1 A, TP0 B, and TP1 B
- Set TP\_EN\_CH[4:1] = 1, TP\_MODE\_CH[4:1] = 3 (address = 0x13), TP\_EN\_CH[8:5] = 1, and TP\_MODE\_CH[8:5] = 3 (address = 0x18)



#### 6.4 Device Functional Modes

#### 6.4.1 Reset

Power down the ADS9803 with a logic 0 on the RESET pin or write 1b to the RESET field of address 0x00 in register bank 0. The device registers are initialized to the default values after reset and the device is initialized with a sequence of register write operations. See the *Initialization Sequence* section for further information.

#### 6.4.2 Power-Down

Power down the ADS9803 with a logic 0 on the PWDN pin or write 11b to the PD\_CH field in address 0xC0 in register bank 1. The device registers are initialized to the default values after power-up and the device is initialized with a sequence of register write operations. See the *Initialization Sequence* section for further information.

## 6.4.3 Initialization Sequence

As shown in Table 6-13, initialize the ADS9803 with a sequence of register writes after device power-up or reset. Connect a free-running sampling clock to the ADC before executing the initialization sequence. The ADS9803 registers are initialized with the default value after the initialization sequence is complete.

Table 6-13. ADS9803 Initialization Sequence

STEP		REGISTER	COMMENT	
SIEP	BANK	ADDRESS	VALUE[15:0]	COMMENT
1	0	0x04	0x000B	INIT_1 configured
2	0	0x03	0x0002	Select register bank 1
3	2	0x92 0x0002		INIT_2 configured
3	2	0xC5	0x0604	Initialize PGA and conifgure INIT_3

As shown in Table 6-14, change the default settings of the ADS9803 for the user-defined configuration. Changes to the analog inputs changes the analog input range, bandwidth, and common-mode voltage range. Changes to the data interface change the number of output lanes (either single or double data rate).

Table 6-14. ADS9803 User-Configuration

iable of investors configuration									
STEP		REGISTER	COMMENT						
SIEP	BANK	ADDRESS	COMMENT						
1	1	0xC1	User defined	Configure data interface and select internal or external reference					
2	1	0xC2 and 0xC3	User defined	Select analog input ranges, see Table 6-1					
3	1	0xC0	User defined	Select analog input bandwidth, see Table 6-2					
4	1	0xC4 and 0xC5	User defined	Select common-mode range for analog inputs, see Table 6-3 and Table 6-4					

#### 6.4.4 Normal Operation

After the ADS9803 is initialized (see the *Initialization Sequence* section), the ADS9803 converts analog input voltages to digital output voltages. A free-running sampling clock is required for normal device operation; see the *ADC Sampling Clock Input* section.

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated

# 6.4.5 Speed-Boost Mode

The ADS9803 supports a speed-boost mode that allows up to 8MSPS sampling rate for a user-selected analog input channel pair. In speed-boost mode, only the user-selected channel pair is converted while the remaining six analog input channels are idle. The sampling rate is equal to the sampling clock frequency. The user selects any pair combination of analog inputs from the following list:

- CH1 and CH8
- CH2 and CH7
- CH3 and CH6
- CH4 and CH5

The data output interface specifications remain the same as normal mode of operation. In speed-boost mode, the user-selected channel pair is converted on every sampling clock.

Table 6-15 shows the register operations to enable or disable the speed-boost mode.

Table 6-15. Register operations for Speed-Boost Mode

STEP#	REGISTER FIELD	ENABLE SPEED-BOOST	DISABLE SPEED-BOOST
1	REG_BANK_SEL	2	2
2	BOOST_CFG1	3	0
3	BOOST_CFG2	1	0
4	EN_BOOST	1	0
5	SEL_CH_BOOST	<ul> <li>0 for CH1 and CH8</li> <li>1 for CH2 and CH7</li> <li>2 for CH3 and CH6</li> <li>3 for CH4 and CH5</li> </ul>	0
6	REG_BANK_SEL	16	16
7	BOOST_CFG3	1	0
8	BOOST_CFG4	1	0



## 6.5 Programming

#### 6.5.1 Register Write

Register write access is enabled by setting SPI\_RD\_EN = 0b. The 16-bit configuration registers are grouped in three register banks and are addressable with an 8-bit register address. Select register bank 1 and register bank 2 for read or write operation by configuring the REG\_BANK\_SEL bits. Registers in bank 0 are always accessible, irrespective of the REG\_BANK\_SEL bits. These register addresses are unique and are therefore not used in register banks 1 and 2.

As shown in Figure 6-11, steps to write to a register are:

- 1. Frame 1: Write to register address 0x03 in register bank 0 to select either register bank 1 or bank 2 for a subsequent register write. This frame has no effect when writing to registers in bank 0.
- Frame 2: Write to the register in the bank selected in frame 1. Repeat this step for writing to multiple registers in the same register bank.




Figure 6-11. Register Write

#### 6.5.2 Register Read

Select the desired register bank by writing to register address 0x03 in register bank 0. Register read access is enabled by setting SPI\_RD\_EN = 1b and SPI\_MODE = 1b in register bank 0. As illustrated in Figure 6-12, read registers by using two 24-bit SPI frames after the SPI\_RD\_EN and SPI\_MODE bits are set. The first SPI frame selects the register bank. The ADC returns the 16-bit register value in the second SPI frame corresponding to the 8-bit register address.

As illustrated in Figure 6-12, the steps to read a register are:

- 1. Frame 1: With SPI\_RD\_EN = 0b, write to register address 0x03 in register bank 0 to select the desired register bank 0 for reading.
- 2. Frame 2: Set SPI RD EN = 1b and SPI MODE = 1b in register address 0x00 in register bank 0.
- Frame 3: Read any register in the selected bank using a 24-bit SPI frame containing the desired register address. Repeat this step with the address of any register in the selected bank to read the corresponding register.
- 4. Frame 4: Set SPI\_RD\_EN = 0 to disable register read and re-enable register writes.
- 5. Repeat steps 1 through 4 to read registers in a different bank.




Figure 6-12. Register Read

# 6.5.3 Multiple Devices in a Daisy-Chain Topology for SPI Configuration

Figure 6-13 shows a typical connection diagram with multiple devices in a daisy-chain topology.




Figure 6-13. Daisy-Chain Connections for Configuration SPI

The  $\overline{\text{CS}}$  and SCLK inputs of all ADCs are connected together and controlled by a single  $\overline{\text{CS}}$  and SCLK pin of the controller, respectively. The SDI input pin of the first ADC in the chain (ADC1) is connected to the peripheral IN controller OUT (PICO) pin of the controller. Then, the SDO output pin of ADC1 is connected to the SDI input pin of ADC2, and so on. The SDO output pin of the last ADC in the chain (ADC4) is connected to the peripheral OUT controller IN (POCI) pin of the controller. The data on the PICO pin passes through ADC1 with a 24-SCLK delay, as long as  $\overline{\text{CS}}$  is active.

Enable daisy-chain after power-up or after the device is reset. Set the daisy-chain length in the DAISY\_CHAIN\_LEN register to enable daisy-chain mode. The daisy-chain length is the number of ADCs in the chain excluding ADC1. In Figure 6-13, the DAISY\_CHAIN\_LEN is 3.



#### 6.5.3.1 Register Write With Daisy-Chain

Writing to registers in daisy-chain requires  $N \times 24$  SCLKs in one SPI frame. As depicted in Figure 6-13, a register write operation in a daisy-chain containing four ADCs requires 96 SCLKs.

Daisy-chain mode is enabled on power-up or after device reset. Configure the DAISY\_CHAIN\_LEN field to enable daisy-chain mode. Repeat the waveform shown in Figure 6-14 N times, where N is the number of ADCs in daisy-chain. Figure 6-15 provides the SPI waveform, containing N SPI frames, for enabling daisy-chain mode for N ADCs.





Figure 6-14. Register Write With Daisy-Chain



 $D_{ADC1}[23:0] = D_{ADC2}[23:0] = D_{ADC3}[23:0] = D_{ADCN}[23:0] = \{\ 0000\ 0001,\ 0000\ 0000,\ N-1,\ 00\}$ 

Figure 6-15. Register Write to Configure the Daisy-Chain Length

#### 6.5.3.2 Register Read With Daisy-Chain

Figure 6-16 depicts an SPI waveform for reading registers in daisy-chain. Steps for reading registers from N ADCs connected in daisy-chain are:

- 1. A register read is enabled by writing to the following registers using the *register write with daisy-chain operation*:
  - a. Write to REG\_BANK\_SEL to select the desired register bank
  - b. Enable register reads by writing SPI\_RD\_EN = 0b (default on power-up)
- 2. With the register bank selected and SPI\_RD\_EN = 0b, the controller reads register data in the following two steps:
  - a. The N × 24-bit SPI frame containing the 8-bit register address is read: N-times {0xFE, 0x00, 8-bit register address}
  - b. The N × 24-bit SPI frame to read out register data is read: N-times {0xFF, 0xFF, 0xFF}

The 0xFE in step 2a configures the ADC for register reads from the specified 8-bit address. At the end of step 2a, the output shift register in the ADC is loaded with register data. The ADC returns the 8-bit register address and corresponding 16-bit register data in step 2b.




Figure 6-16. Register Read With Daisy-Chain



# 7 Register Map

# 7.1 Register Bank 0

# Figure 7-1. Register Bank 0 Map


ADD	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
00h	RESERVED SPI_MO DE SPI_RD RESET								RESET							
01h	RESERVED DAISY_CHAIN_LI							N_LEN RESERVED			RVED					
03h	RESERVED REG_BANK_SEL															
04h	RESERVED INIT_1															
06h	REG_00H_READBACK															

# Table 7-1. Register Section/Block Access Type Codes

Access Type	Code	Description				
R	R	Read				
W	W	Write				
R/W	R/W	Read or write				
Reset or Default Value						
-n		Value after reset or the default value				

# 7.1.1 Register 00h (offset = 0h) [reset = 0h]

# Figure 7-2. Register 00h



# Figure 7-3. Register 00h Field Descriptions

Bit	Field	Туре	Reset	Description
15-3	RESERVED	W	0h	Reserved. Do not change from the default reset value.
2	SPI_MODE	W	0h	Select between SPI mode and daisy-chain SPI mode for the configuration interface for register access.  0 : Daisy-chain SPI mode  1 : SPI mode
1	SPI_RD_EN	W	0h	Enable register read access in SPI mode. This bit has no effect in daisy-chain SPI mode.  0 : Register read disabled 1 : Register read enabled
0	RESET	W	0h	ADC reset control. 0 : Normal device operation 1 : Reset ADC and all registers



#### 7.1.2 Register 01h (offset = 1h) [reset = 0h]

Figure 7-4. Register 01h




#### Figure 7-5. Register 01h Field Descriptions

				•
Bit	Field	Type	Reset	Description
15-7	RESERVED	R/W	0h	Reserved. Do not change from the default reset value.
6-2	DAISY_CHAIN_L EN	R/W	0h	Number of ADCs connected in SPI daisy-chain 0 : 1 ADC 1 : 2 ADCs 31 : 32 ADCs
1-0	RESERVED	R/W	0h	Reserved. Do not change from the default reset value.

## 7.1.3 Register 03h (offset = 3h) [reset = 2h]

Figure 7-6. Register 03h



#### Figure 7-7. Register 03h Field Descriptions

				•
Bit	Field	Туре	Reset	Description
15-8	RESERVED	R/W	0h	Reserved. Do not change from the default reset value.
7-0	REG_BANK_SEL	R/W	2h	Register bank selection for read and write operations.  0 : Select register bank 0  2 : Select register bank 1  16 : Select register bank 2

#### 7.1.4 Register 04h (offset = 4h) [reset = 0h]

Figure 7-8. Register 04h

	- igano i con regional e in											
15	14	13	12	11	10	9	8					
	RESERVED											
	R/W-0h											
7	6	5	4	3	2	1	0					
	RESERVED INIT_1											
	R/W	/-0h		R/W-0h								

## Figure 7-9. Register 04h Field Descriptions

Bit	Field	Туре	Reset	Description
15-4	RESERVED	R/W	0h	Reserved. Do not change from the default reset value.
3-0	INIT_1	R/W	0h	Set to 1011b for normal operation. Refer to section on <i>Initialization Sequence</i> for more details.

## 7.1.5 Register 06h (offset = 6h) [reset = 2h]

Figure 7-10. Register 06h

	rigate 7 to Register con											
15	14	13	12	11	10	9	8					
REG_00H_READBACK												
R-0h												
7	6	5	4	3	2	1	0					
	REG_00H_READBACK											
			R-	5h								

## Figure 7-11. Register 06h Field Descriptions

Bit	Field	Туре	Reset	Description
15-0	REG_00H_READ BACK	R	2h	This register is a copy of the register address 0x00 for readback.

Submit Document Feedback

# 7.2 Register Bank 1

Figure 7-12. Register Bank 1 Map

	rigure 7-12. Register Bank i Map															
ADD	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0Dh	RESERV	'ED	DATA_ FORMAT			RESE	RVED			EN_AVG		ı	RESERVE	)	'	EN_MV G_AVG
12h	RESERVED										XOR_ PRBS	XOR_EN		RESERVE	D	
13h				RESE	RVED					RAMP_	_INC_A		TP_M	DDE_A	TP_EN_ A	RESERV ED
14h								TP	)_A						1	
15h				TP <sup>-</sup>	1_A							TP	D_A			
16h								TP	1_A							
18h	RESERVED								RAMP_	_INC_B		TP_M	DDE_B	TP_EN_ B	RESERV ED	
19h								TP	)_B							
1Ah				TP <sup>-</sup>	1_B							TP	D_B			
1Bh	TP1_B															
1Ch	RESERV	ΈD			USER_BIT	TS_CH[8:5]			RESE	RVED			USER_BIT	S_CH[4:1]		
37h	RESERVED						)	BOOST_CH_SEL BOOS				EN_ BOOST				
3Ch				RESE	RVED				AVG_ CFG3 RESERVED							
44h							USEF	R_GAIN_C	AL_CH[4:1]	][21:6]						
45h					RESE	RVED			USER_GAIN_CAL_CH[4:1][5:0]							
4Ah							USEF	R_GAIN_C	AL_CH[8:5	][21:6]						
4Bh					RESE	RVED						USE	R_GAIN_C	AL_CH[8:5	5][5:0]	
92h							RESE	RVED							INIT_2	RESERV ED
C0h			RESE	RVED						ANA	_BW				PD	_CH
C1h		RESE	RVED		PD_REF	RESERV ED	DATA_ LANES	DATA_ RATE				RESE	RVED			
C2h	RANGE_CH4 RANGE_CH3							RANGE_CH2 RANG				RANG	E_CH1			
C3h	RANGE_CH8 RANGE_CH7						RANGE_CH6 RANGE_CH5									
C4h			RESE	RVED			CM_RNG	S_CH[8:5]	CM_RN0	G_CH[4:1]	AVG_	CFG2	CM_EN_ CH[8:5]	CM_EN_ CH[4:1]	AVG_ CFG1	PD_ CHIP
C5h	BOOST_C	FG1	R	ESERVE	)	INIT_3	PGA_ IN1T2	RESE	RVED	AVG_	CFG4	CM_CT RL_EN	BOOST_ CFG2	PGA_ IN1T1	RESE	ERVED

## Table 7-2. Register Section/Block Access Type Codes

Access Type	Code	Description					
R	R	Read					
W	W	Write					
R/W	R/W	Read or write					
Reset or Default Value	Reset or Default Value						
-n		Value after reset or the default value					

#### 7.2.1 Register 0Dh (offset = Dh) [reset = 2002h]

#### Figure 7-13. Register 0Dh

15	14	13	12	11	10	9	8				
RESE	RVED	DATA_FORMAT			RESERVED						
R/W	/-0h	R/W-1h		R/W-0h							
7	6	5	4	4 3 2 1							
RESERVED	EN_AVG		RESERVED EN_M\								
R/W-0h	R/W-0h		R/W-1h R/W-0h								

## Figure 7-14. Register 0Dh Field Descriptions

Bit	Field	Туре	Reset	Description
15-14	RESERVED	R/W	0h	Reserved. Do not change from the default reset value.
13	DATA_FORMAT	R/W	1h	Select data format for the ADC conversion result.  0 : Straight binary format  1 : Two's-complement format
12-7	RESERVED	R/W	0h	Reserved. Do not change from the default reset value.
6	EN_AVG	R/W	0h	Set 1b to enable data averaging. See Table 6-10 and Table 6-11 for more details.
5-1	RESERVED	R/W	1h	Reserved. Do not change from the default reset value.
0	EN_MVG_AVG	R/W	0h	Set 1b to enable moving data average. See Table 6-11 for more details.

## Register 12h (offset = 12h) [reset = 2h]

## Figure 7-15. Register 12h



## Figure 7-16. Register 12h Field Descriptions

				_ <del>-</del>
Bit	Field	Туре	Reset	Description
15-5	RESERVED	R/W	0h	Reserved. Do not change from the default reset value.
4	XOR_PRBS	R/W	0h	Select bit for XOR operation when XOR_EN = 1b.  0 : PRBS is appended after the LSB of the ADC conversion result. The ADC conversion result is bit-wise XOR with the PRBS bit.  1 : The ADC conversion result is bit-wise XOR with the LSB of the ADC conversion result.
3	XOR_EN	R/W	0h	Enables XOR operation on the ADC conversion result.  0 : XOR operation is disabled  1 : Bit-wise XOR operation on ADC conversion result is enabled
2-0	RESERVED	R/W	2h	Reserved. Do not change from the default reset value.

Submit Document Feedback

## 7.2.2 Register 13h (offset = 13h) [reset = 0h]

Figure 7-17. Register 13h


i iguio i il ittogioto: ion											
15	14	13	12	11	11 10 9		8				
			RESE	RVED							
	R/W-0h										
7	6	5	4	3	2	1	0				
	RAMP_INC_A TP_MODE_A TP_EN_A RESERVE										
	R/M	/-0h		R/W-0h R/W-0h R/W-0h							

Figure 7-18. Register 13h Field Descriptions

Bit	Field	Туре	Reset	Description
15-8	RESERVED	R/W	0h	Reserved. Do not change from the default reset value.
7-4	RAMP_INC_A	R/W	0h	Increment value for the ramp pattern output. The output ramp increments by N+1, where N is the value configured in this register.
3-2	TP_MODE_A	R/W	0h	Select digital test pattern for analog input channels 1, 2, 3, and 4.  0: Fixed pattern from the TP0_A register 1: Fixed pattern from the TP0_A register 2: Digital ramp output 3: Alternate fixed pattern output from the TP0_A and TP1_A registers
1	TP_EN_A	R/W	0h	Enable digital test pattern for data corresponding to channels 1, 2, 3, and 4.  0: Data output is the ADC conversion result  1: Data output is the digital test pattern for channels 1, 2, 3, and 4
0	RESERVED	R/W	0h	Reserved. Do not change from the default reset value.

## 7.2.3 Register 14h (offset = 14h) [reset = 0h]

Figure 7-19. Register 14h



#### Figure 7-20. Register 14h Field Descriptions

Bit	Field	Туре	Reset	Description
15-0	TP0_A[15:0]	R/W	0h	Lower 16 bits of test pattern 0



#### 7.2.4 Register 15h (offset = 15h) [reset = 0h]

Figure 7-21. Register 15h


	g										
15	15 14 13 1				10	9	8				
	TP1_A[7:0]										
	R/W-0h										
7	6	5	4	3	2	1	0				
	TP0_A[23:16]										
	R/W-0h										

## Figure 7-22. Register 15h Field Descriptions

Bit	Field	Type	Reset	Description
15-8	TP1_A[7:0]	R/W	0h	Lower eight bits of test pattern 1
7-0	TP0_A[23:16]	R/W	0h	Upper eight bits of test pattern 0

## 7.2.5 Register 16h (offset = 16h) [reset = 0h]

#### Figure 7-23. Register 16h



#### Figure 7-24. Register 16h Field Descriptions

				·
Bit	Field	Туре	Reset	Description
15-0	TP1_A[23:8]	R/W	0h	Upper 16 bits of test pattern 1

Submit Document Feedback

## 7.2.6 Register 18h (offset = 18h) [reset = 0h]

Figure 7-25. Register 18h

15	14	13 12		11	10	9	8		
	RESERVED								
	R/W-0h								
7	6	5	4	3	2	1	0		
	RAMP_	INC_B	DDE_B	TP_EN_B	RESERVED				
	R/M	/-0h		R/W	V-0h	R/W-0h	R/W-0h		

Figure 7-26. Register 18h Field Descriptions

rigure 1-20. Register form Field Descriptions							
Bit	Field	Type	Reset	Description			
15-8	RESERVED	R/W	0h	Reserved. Do not change from the default reset value.			
7-4	RAMP_INC_B	R/W	0h	Increment value for the ramp pattern output. The output ramp increments by N+1, where N is the value configured in this register.			
3-2	TP_MODE_B	R/W	Oh	Select digital test pattern for analog input channels 5, 6, 7, and 8.  0 : Fixed pattern from the TP0_B register  1 : Fixed pattern from the TP0_B register  2 : Digital ramp output  3 : Alternate fixed pattern output from the TP0_B and TP1_B registers			
1	TP_EN_B	R/W	0h	Enable digital test pattern for data corresponding to channels 5, 6, 7, and 8.  0 : Data output is the ADC conversion result  1 : Data output is the digital test pattern			
0	RESERVED	R/W	0h	Reserved. Do not change from the default reset value.			

## 7.2.7 Register 19h (offset = 19h) [reset = 0h]

Figure 7-27. Register 19h




Figure 7-28. Register 19h Field Descriptions

Bit	Field	Type	Reset	Description
15-0	TP0_B[15:0]	R/W	0h	Lower 16 bits of test pattern 0



#### 7.2.8 Register 1Ah (offset = 1Ah) [reset = 0h]

Figure 7-29. Register 1Ah

	g										
15 14 13 12 11					10	9	8				
	TP1_B[7:0]										
	R/W-0h										
7	6	5	4	3	2	1	0				
	TP0_B[23:16]										
	R/W-0h										

Figure 7-30. Register 1Ah Field Descriptions

Bit	Field	Туре	Reset	Description
15-8	TP1_B[7:0]	R/W	0h	Lower eight bits of test pattern 1
7-0	TP0_B[23:16]	R/W	0h	Upper eight bits of test pattern 0

## 7.2.9 Register 1Bh (offset = 1Bh) [reset = 0h]

Figure 7-31. Register 1Bh

rigate r of the groter in the										
15 14 13 12 11 10 9						8				
	TP1_B[23:8]									
	R/W-0h									
7	6	5	4	3	2	1	0			
TP1_B[23:8]										
			R/W	/-0h						

Figure 7-32. Register 1Bh Field Descriptions

				•
Bit	Field	Туре	Reset	Description
15-0	TP1_B[23:8]	R/W	0h	Upper 16 bits of test pattern 1

## Register 1Ch (offset = 1Ch) [reset = 0h]

Figure 7-33. Register 1Ch

	rigure 7-33. Register Toll							
15	14	13	12	11	10	9	8	
RESE	RVED		USER_BITS_CH[8:5]					
R/M	/-0h	R/W-0h						
7	6	5	4	3	2	1	0	
RESE	RVED	USER_BITS_CH[4:1]						
R/W	/-0h		R/W-0h					

Figure 7-34. Register 1Ch Field Descriptions

Bit	Field	Туре	Reset	Description
15-14	RESERVED	R/W	0h	Reserved. Do not change from the default reset value.
13-8	USER_BITS_CH[ 8:5]	R/W	0h	User-defined bits appended to the ADC conversion result from channels 5, 6, 7, and 8.
7-6	RESERVED	R/W	0h	Reserved. Do not change from the default reset value.
5-0	USER_BITS_CH[ 4:1]	R/W	0h	User-defined bits appended to the ADC conversion result from channels 1, 2, 3, and 4.

Product Folder Links: ADS9801 ADS9803



#### 7.2.10 Register 37h (offset = 37h) [reset = 0h]

Figure 7-35. Register 37h

15	14	13	12	11	10	9	8		
	RESERVED								
	R/W-0h								
7	6	5	4	3	2	1	0		
	RESERVED BOOST_CH_SEL EN_BOOS								
		R/W-0h	R/V	V-0h	R/W-0h				

Figure 7-36. Register 37h Field Descriptions

	i igaio i toi regiotoi ti ii iola zocomptione								
Bit	Field	Type	Reset	Description					
15-3	RESERVED	R/W	0h Reserved. Do not change from the default reset						
2-1	BOOST_CH_SEL	R/W	0h	Select analog input channel pair for speed-boost mode. 0: CH1 and CH8 1: CH2 and CH7 2: CH3 and CH6 3: CH4 and CH5					
0	EN_BOOST	R/W	0h	Enable speed-boost mode. See section on <i>Speed-Boost Mode</i> for more details.					

## 7.2.11 Register 3Ch (offset = 3Ch) [reset = 0h]

Figure 7-37. Register 3Ch

	Figure 7-37. Register 3CII								
15         14         13         12         11         10         9         8									
	RESERVED								
R/W-0h									
7	6	5	4	3	2	1	0		
AVG_CFG3	AVG_CFG3 RESERVED								
R/W-0h				R/W-0h					

Figure 7-38. Register 3Ch Field Descriptions

Bit	Field	Type	Reset	Description
15-8	RESERVED	ERVED R/W 0h Reserved. Do not change from the default reset va		Reserved. Do not change from the default reset value.
7	AVG_CFG3	R/W	0h	Configuration for simple averaging. See Table 6-10 for more details.
6-0	RESERVED	R/W	0h	Reserved. Do not change from the default reset value.

## 7.2.12 Register 44h (offset = 44h) [reset = 0h]

Figure 7-39. Register 44h

	rigule 7-55. Neglister 4-411									
15         14         13         12         11         10         9         8										
USER_GAIN_CAL_CH[4:1][21:6]										
R/W-0h										
7	6	5	4	3	2	1	0			
USER_GAIN_CAL_CH[4:1][21:6]										
			R/W	V-0h						




#### Figure 7-40. Register 44 Field Descriptions

Bit	Field	Туре	Reset	Description
15-0	USER_GAIN_CAL _CH[4:1][21:6]	R/W	0h	21-bit gain error correction code for ADC A

## 7.2.13 Register 45h (offset = 45h) [reset = 0h]

#### Figure 7-41. Register 45h



#### Figure 7-42. Register 45h Field Descriptions

				· · · · · · · · · · · · · · · · · · ·
Bit	Field	Туре	Reset	Description
15-6	RESERVED	R/W	0h	Reserved. Do not change from the default reset value.
5-0	USER_GAIN_CAL _CH[4:1][5:0]	R/W	0h	21-bit gain error correction code for ADC A.

Submit Document Feedback



## 7.2.14 Register 4Ah (offset = 4Ah) [reset = 0h]

Figure 7-43. Register 4Ah

	ga									
15	14	13	12	11	10	9	8			
	USER_GAIN_CAL_CH[8:5][21:6]									
R/W-0h										
7	6	5	4	3	2	1	0			
	USER_GAIN_CAL_CH[8:5][21:6]									
			R/W	V-0h						

## Figure 7-44. Register 4Ah Field Descriptions

Bit	Field	Туре	Reset	Description
15-0	USER_GAIN_CAL _CH[8:5][21:6]	R/W	0h	21-bit gain error correction code for ADC B.

## 7.2.15 Register 4Bh (offset = 4Bh) [reset = 0h]

Figure 7-45. Register 4Bh

	: igaio : io: iogaio : i=								
15	14	13	12	11	10	9	8		
	RESERVED								
	R/W-0h								
7	6	5	4	3	2	1	0		
RESE	RESERVED USER_GAIN_CAL_CH[8:5][5:0]								
R/W	R/W-0h R/W-0h								

## Figure 7-46. Register 4Bh Field Descriptions

Bit	Field	Type	Reset Description	
15-6	RESERVED	R/W	0h	Reserved. Do not change from the default reset value.
5-0	USER_GAIN_CAL _CH[8:5][5:0]	R/W	0h	21-bit gain error correction code for UADC B.

Submit Document Feedback



## 7.2.16 Register 92h (offset = 92h) [reset = 0h]

Figure 7-47. Register 92h

g									
15	14	13	12	11	10	9	8		
	RESERVED								
	R/W-0h								
7	6	5	4	3	2	1	0		
	RESERVED INIT_2 RESERVE								
		R/W-0h	R/W-0h						

Figure 7-48. Register 92h Field Descriptions

Bit	Field	Туре	Reset	Description
15-2	RESERVED	R/W	0h	Reserved. Do not change from the default reset value.
1	INIT_2	R/W	0h	Set to 1b for normal operation. Refer to section on Initialization Sequence for more details.
0	RESERVED	R/W	0h	Reserved. Do not change from the default reset value.

## 7.2.17 Register C0h (offset = C0h) [reset = 0h]

Figure 7-49. Register C0h

			1 iguic / - +3.	itegister our					
15	14	13	12	11	10	9 8			
		ANA_BW							
	R/W-0h								
7	6	5	4	3	2	1	0		
	ANA_BW								
		R/W	/-0h			R/W-0h			

Figure 7-50. Register C0h Field Descriptions

Bit	Field	Туре	Reset	Description
15-10	RESERVED	R/W	0h	Reserved. Do not change from the default reset value.
9-2	ANA_BW	R/W	Oh	Select analog input bandwidth for the respective analog input channels.  MSB = BW control for channel 8  LSB = BW control for channel 1  0 : Low-noise mode  1 : Wide-bandwidth mode
1-0	PD_CH	R/W	Oh	Power-down control for the analog input channels.  0 : Normal operation  1 : Channels 5, 6, 7, and 8 powered down  2 : Channels 1, 2, 3, and 4 powered down  3 : All channels powered down

## 7.2.18 Register C1h (offset = C1h) [reset = 0h]

Figure 7-51. Register C1h

<u> </u>													
15	14	13	12	11	10	9	8						
	RESE	RVED		PD_REF	RESERVED	DATA_LANES	DATA_RATE						
	R/V	V-0h		R/W-0h	R/W-0h	R/W-0h	R/W-0h						
7	6	5	4	3	2	1	0						
RESERVED													
			R/V	R/W-0h									

Figure 7-52. Register C1h Field Descriptions

D:4	Field			Passintian
Bit	Field	Туре	Reset	Description
15-12	RESERVED	R/W	0h	Reserved. Do not change from the default reset value.
11	PD_REF	R/W	0h	ADC reference voltage source selection.  0 : Internal reference enabled.  1 : Internal reference disabled. Connect the external reference voltage to the REFIO pin.
10	RESERVED	R/W	0h	Reserved. Do not change from the default reset value.
9	DATA_LANES	R/W	Oh	Select number of output data lanes per ADC channel. 0: 4-lane mode. CH[4:1] data are output on pins D3 and D2. CH[8:5] data are output on pins D1 and D0. 1: 2-lane mode. CH[4:1] data are output on pin D3. CH[8:5] data are output on pin D1.
8	DATA_RATE	R/W	0h	Select data rate for the data interface. 0 : Double data rate (DDR) 1 : Single data rate (SDR)
7-0	RESERVED	R/W	0h	Reserved. Do not change from the default reset value.

## 7.2.19 Register C2h (offset = C2h) [reset = 0h]

Figure 7-53. Register C2h

_				J						
	15	14	13	12	11	10	9	8		
		RANG	E_CH4 RANGE_CH3							
		R/V	V-0h		R/W-0h					
	7	6	5	4	3	2	1	0		
		RANG	E_CH2		RANGE_CH1					
		R/V	V-0h			R/V	/-0h			

Figure 7-54. Register C2h Field Descriptions

Bit	Field	Туре	Reset	Description
15-12	RANGE_CH4	R/W	0h	Select the analog input voltage range.
11-8	RANGE_CH3	R/W	0h	0:±5V 1:±3.5V
7-4	RANGE_CH2	R/W	0h	2: ±2.5V
3-0	RANGE_CH1	R/W	0h	3:±7V 4:±10V 5:±12V

Submit Document Feedback



## 7.2.20 Register C3h (offset = C3h) [reset = 0h]

Figure 7-55. Register C3h

15	14	13	12	11	10	9	8			
RANGE_CH8 RANGE_CH7										
	R/W	V-0h		R/W-0h						
7	6	5	4	3	2	1	0			
	RANG	E_CH6		RANGE_CH5						
	R/W	V-0h		R/W-0h						

Figure 7-56. Register C3h Field Descriptions

				· · · · · · · · · · · · · · · · · · ·
Bit	Field	Туре	Reset	Description
15-12	RANGE_CH8	R/W	0h	Select the analog input voltage range.
11-8	RANGE_CH7	R/W	0h	0 : ±5V _ 1 : ±3.5V
7-4	RANGE_CH6	R/W	0h	2: ±2.5V
3-0	RANGE_CH5	R/W	0h	3 : ±7V 4 : ±10V 5 : ±12V

## Register C4h (offset = C4h) [reset = 0h]

Figure 7-57. Register C4h

	rigure 7-57. Register 0-11								
15	14	13	12	11	10	9	8		
RESERVED CM_RNC							G_CH[8:5]		
R/W-0h						R/W	V-0h		
7	6	5	4	3	2	1	0		
CM_RNG	CM_RNG_CH[4:1] AVG_CFG2			CM_EN_ CH[8:5]	CM_EN_ CH[4:1]	AVG_CFG1	PD_CHIP		
R/V	V-0h	R/W	/-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h		

Figure 7-58. Register C4h Field Descriptions

Bit	Field	Туре	Reset	Description
15-10	RESERVED	R/W	0h	Reserved. Do not change from the default reset value.
9-8	CM_RNG_CH[8:5]	R/W	0h	CM_RNG_CH[4:1] sets the common-mode range for
7-6	CM_RNG_CH[4:1]	R/W	0h	channels 1, 2, 3, and 4.  CM_RNG_CH[8:5] sets the common-mode range for channels 5, 6, 7, and 8.  0 : CM range is equal to ±RANGE / 2  1 : CM range is equal to ±6V  2 : CM range is equal to ±12V
5-4	AVG_CFG2	R/W	0h	Configuration for simple averaging. See Table 6-10 for more details.
3	CM_EN_CH[8:5]	R/W	0h	CM_EN_CH[4:1] enables wide common-mode range
2	CM_EN_CH[4:1]	R/W	0h	control for channels 1 to 4.  CM_EN_CH[8:5] enables the wide common-mode range control for channels 5 to 8.  0 : Wide common-mode range control disabled 1 : Wide common-mode range control enabled
1	AVG_CFG1	R/W	0h	Configuration for simple averaging. See Table 6-10 for more details.
0	PD_CHIP	R/W	0h	Full chip power-down control. 0 : Normal device operation 1 : Full device powered-down

## 7.2.21 Register C5h (offset = C5h) [reset = 0h]

Figure 7-59. Register C5h

	15	14	13 12 11			10	9	8
	BOOST	_CFG1		RESERVED		INIT_3	PGA_INIT2	RESERVED
	R/W	/-0h	R/W-0h			R/W-0h	R/W-0h R/W-0h	
	7	6	5	4	3	2	1	0
F	RESERVED	AVG_CFG4		CM_CTRL_EN BOOST_CFG2		PGA_INIT2	RESE	RVED
	R/W-0h	R/W-0h		R/W-0h	R/W-0h	R/W-0h	R/W	/-0h

Figure 7-60. Register C5h Field Descriptions

rigure 7-00. Register Out Field Descriptions								
Bit	Field	Туре	Reset	Description				
15-14	BOOST_CFG1	R/W	0h	Configuration for speed-boost mode. See Table 6-15 for more details.				
13-11	RESERVED	R/W	0h	Reserved. Do not change from the default reset value.				
10	INIT_3	R/W	0h	Set to 1 for normal operation. Refer to <i>Initialization</i> Sequence for more details.				
9	PGA_INIT2	R/W	0h	Conifguration for PGA initialization. Set to 1 for normal operation. Refer to <i>Initialization Sequence</i> for more details.				
8-7	RESERVED	R/W	0h	Reserved. Do not change from the default reset value.				
6-5	AVG_CFG4	R/W	0h	Configuration for simple averaging. See Table 6-10 for more details.				
4	CM_CTRL_EN	R/W	Oh	Enable the wide common-mode range control for all analog input channels.  0: CM range for all analog input channels is ±12V  1: CM range is user-defined in the  CM_EN_CH[4:1], CM_EN_CH[8:5], CM_RNG_CH[4:1], and CM_RNG_CH[8:5] registers				
3	BOOST_CFG2	R/W	0h	Configuration for speed-boost mode. See Table 6-15 for more details.				
2	PGA_INIT1	R/W	0h	Conifguration for PGA initialization. Set to 1 for normal operation. Refer to <i>Initialization Sequence</i> for more details.				
1-0	RESERVED	R/W	0h	Reserved. Do not change from the default reset value.				

Submit Document Feedback



## 7.3 Register Bank 2

Figure 7-61. Register Bank 2 Map

ADD	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
25h		RESE	RVED		BOOST_ CFG4	RESERV ED	BOOST_ CFG3				1	RESERVE	)			

Table 7-3. Register Section/Block Access Type Codes

i and i of the global decident account to a constant account account to a constant account account to a constant account account account account to a constant account acc					
Code	Description				
R	Read				
W	Write				
R/W	Read or write				
Reset or Default Value					
	Value after reset or the default value				
	Code R W R/W				

## 7.3.1 Register 19h (offset = 19h) [reset = 0h]

Figure 7-62. Register 19h

	1.94.01.02.109.000										
15	15 14 13 12				10	9	8				
	RESE	RVED		BOOST_CFG4	RESERVED	BOOST_CFG3	RESERVED				
	R/W	/-0h		R/W-0h	R/W-0h	R/W-0h	R/W-0h				
7	6	5	4	3	2	1	0				
RESERVED											
			R/V	R/W-0h							

Figure 7-63. Register 19h Field Descriptions

<u> </u>								
Bit	Field	Туре	Reset	Description				
15-12	RESERVED	R/W	0h	Reserved. Do not change from the default reset value.				
11	BOOST_CFG4	R/W	0h	Configuration for speed-boost mode. See Table 6-15 for more details.				
10	RESERVED	R/W	0h	Reserved. Do not change from the default reset value.				
9	BOOST_CFG3	R/W	0h	Configuration for speed-boost mode. See Table 6-15 for more details.				
8-0	RESERVED	R/W	0h	Reserved. Do not change from the default reset value.				



## 8 Application and Implementation

#### **Note**

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

#### 8.1 Application Information

The ADS9803 enables high-precision measurement of up to two analog signals. The following section gives an example application circuit and recommendations for using the ADS9803.

#### 8.2 Typical Application

#### 8.2.1 Parametric Measurement Unit (PMU)




Figure 8-1. Typical PMU

Submit Document Feedback




Figure 8-2. PMU With a Multiplexer

#### 8.2.2 Design Requirements

The goal of this application is to select an ADC for ATE applications. Table 8-1 shows the parameters for this design example.

Table 8-1. Design Parameters

PARAMETER	VALUE		
Sampling rate	Up to 2MSPS/channel		
Total unadjusted error (TUE) over 25°C ±5°C	<0.01% with calibration		
Supports external switches or multiplexer	Full-scale step settling to 99.95% of full-scale in <10µs		



#### 8.2.3 Detailed Design Procedure

The ADS9803 is an eight-channel, 20-bit, 2MSPS data acquisition (DAQ) system. The device has a built-in analog front-end that makes the ATE signal chain easier to design and more accurate.

The ADC accuracy is based on the total-unadjusted-error (TUE), which combines INL, offset, and gain errors. Calibrate the external system for offset and gain errors at a specified temperature and supply voltage. When calibrated (as described in Table 8-2), only the INL, thermal offset drifts, and gain contribute to TUE. The ADS9803 has a TUE of 0.0015% at 25°C ±5°C post-calibration, meeting the design error requirement.

Table 8-2. TUE at T	$_{A}$ = 25°C Calculation 1	for RANGE = ±5V
---------------------	-----------------------------	-----------------

R						
	CALIBRATION	INL (ppm)	OFFSET ERROR (ppm)	GAIN ERROR (ppm)	TUE (ppm)	ERROR (%)
	No calibration	7	495.9	183.1	528.8	0.053
	Post-calibration	7	0	0	15.3	0.0015
	Post-calibration ±5°C	7	2.5	3.5	15.9	0.0016

The pin-electronics subsystem manages the PMU outputs. The subsystem connects each PMU output to separate ADC channels (Figure 8-1) or uses a multiplexer to link multiple PMU outputs to one ADC channel (Figure 8-2). This subsystem allows more pin-electronics channels on the card. The ADC requires more bandwidth with multiplexers (Table 8-3) for fast settling when switching PMU channels. The ADS9803 has two bandwidth modes: Low-noise (up to 22.7kHz) and wide-bandwidth (up to 700kHz). As described in Figure 8-3 the wide-bandwidth mode samples multiplexed PMU signals and settles to 99.95% FS in 7.5µs.

Table 8-3. Step-Settling Performance for RANGE = ±5V

ANALOG INPUT BANDWIDTH	SETTLING TIME (99.95% of FS)	SNR (Typical)
Low BW (22.7kHz)	55µs	89.1dB
Wide BW (500kHz)	7.5µs	79.7dB

#### 8.2.4 Application Curve




Figure 8-3. Step-Settling Performance

Submit Document Feedback

#### 8.3 Power Supply Recommendations

The ADS9803 has three separate power supplies: AVDD\_5V, VDD\_1V8, and IOVDD. There is no requirement for a specific power-up sequence. The data and configuration digital interfaces are powered by IOVDD. A common 1.8V supply powers the VDD\_1V8 and IOVDD pins. Figure 8-4 illustrates the decoupling capacitor connections for the respective power supplies. Confirm each power-supply pin has separate decoupling capacitors.




Figure 8-4. Power-Supply Decoupling

#### 8.4 Layout

#### 8.4.1 Layout Guidelines

Figure 8-5 illustrates a board layout example for the ADS9803. Avoid crossing digital lines with the analog signal path and keep the analog input signals and the reference signals away from noise sources.

Use 0.1µF ceramic bypass capacitors in close proximity to the AVDD\_5V, VDD\_1V8, and IOVDD power-supply pins. Avoid placing vias between the power-supply pins and the bypass capacitors.

Place the reference decoupling capacitor close to the device REFIO and REFM pins. Avoid placing vias between the REFIO pin and the bypass capacitors. Connect the GND and REFM pins to a ground plane using short, low-impedance paths.

#### 8.4.2 Layout Example




Figure 8-5. Example Layout

## 9 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop design are listed below.

#### 9.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 9.2 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 9.3 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### 9.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 9.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

#### **10 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
August 2025	*	Initial Release

#### 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



www.ti.com 6-Nov-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
ADS9803RSHR	Active	Production	VQFN (RSH)   56	4000   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ADS9803

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

- (3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.
- (4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.
- (5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.
- (6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 29-Aug-2025

#### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	U	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ADS9803RSHR	VQFN	RSH	56	4000	330.0	16.4	7.3	7.3	1.1	12.0	16.0	Q2

# **PACKAGE MATERIALS INFORMATION**


www.ti.com 29-Aug-2025



#### \*All dimensions are nominal

Device Packa		Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ADS980	3RSHR	VQFN	RSH	56	4000	367.0	367.0	35.0


PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4207513/D





NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.

- B. This drawing is subject to change without notice.
- C. Quad Flatpack, No-leads (QFN) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.



# RSH (S-PVQFN-N56)


# PLASTIC QUAD FLATPACK NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




NOTE: All linear dimensions are in millimeters



# RSH (S-PVQFN-N56)

# PLASTIC QUAD FLATPACK NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025