















ADS92x4R Dual, Low-Latency, Simultaneous-Sampling SAR ADC

1 Features

- High resolution, high throughput:
 - ADS9224R: 16 bits, 3 MSPS, low latency: 333 ns
 - ADS9234R: 14 bits, 3.5 MSPS, low latency: 285 ns
- Two unipolar, fully differential simultaneously sampled channels
- Excellent DC and AC performance:
 - ADS9224R:
 - 16-bit NMC DNL, ±2-LSB max INL
 - 94-dB SNR, -109-dB THD
 - 88-dB SINAD at 1 MHz
 - ADS9234R:
 - 14-bit NMC DNL, ±1-LSB max INL
 - 85.6-dB SNR, -106-dB THD
 - 84-dB SINAD at 1 MHz
- Feature integration:
 - Internal reference and reference buffers
 - Internal REFby2 buffer for setting commonmode
 - Data averaging
- Enhanced-SPI interface for MCUs and FPGAs:
 - Wide read cycle to read data with MCUs
 - Clock re-timer for data transfers with digital isolators
 - DDR modes for FPGAs
 - Parallel byte mode for easy interface
- Extended temperature range: -40°C to +125°C

2 Applications

- · Optical encoders: incremental and absolute
- SONAR receivers
- Optical networking: EDFA gain-control loop
- · Power-quality measurement
- Digital power supply
- I/Q demodulators
- Medical imaging: CT scanners, MRI scanners
- · Impedance analyzers

3 Description

The ADS92x4R is a pin-compatible, high-speed, dual, simultaneous-sampling, analog-to-digital converters (ADC) with an integrated reference and reference buffer. The device can operate on a single 5-V supply and supports unipolar, fully differential analog input signals with excellent DC and AC specifications. The device has excellent AC performance with analog input frequencies up to 1.5 MHz, which makes the device suitable for wide-bandwidth data acquisition (DAQ) systems.

The device supports SPI-compatible serial (enhanced-SPI) and byte-wide parallel interfaces, making the device easy to pair with a diversity of microcontrollers, digital signal processors (DSPs), and field-programmable gate arrays (FPGAs). This device also supports a data averaging feature that provides an AC performance boost in noisy environments.

The device comes in a space-saving, 5-mm \times 5-mm, VQFN package. The ADS92x4R is specified for the extended temperature range of -40° C to $+125^{\circ}$ C.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)	
ADS92x4R	VQFN (32)	5.00 mm × 5.00 mm	

(1) For all available packages, see the orderable addendum at the end of the datasheet.

Typical Application Diagram






Table of Contents

1	Features 1		7.4 Device Functional Modes	. 26
2	Applications 1		7.5 READY/STROBE Output	. 30
3	Description 1		7.6 Programming	. 30
4	Revision History		7.7 Register Maps	. 43
5	Pin Configuration and Functions	8	Application and Implementation	. 49
6	Specifications		8.1 Application Information	. 49
U	•		8.2 Typical Application	. 51
		9	Power Supply Recommendations	. 53
	6.2 ESD Ratings	10	Layout	
	6.4 Thermal Information	_	10.1 Layout Guidelines	
	6.5 Electrical Characteristics: ADS92x4R		10.2 Layout Example	
	6.6 Electrical Characteristics: ADS9224R	11	Device and Documentation Support	
	6.7 Electrical Characteristics: ADS9224R	• • •	11.1 Device Support	
			11.2 Related Documentation	
	6.8 Timing Requirements		11.3 Related Links	
	<u> </u>		11.4 Receiving Notification of Documentation Updates	
	7,		11.5 Community Resources	
_	71		11.6 Trademarks	
7	Detailed Description		11.7 Electrostatic Discharge Caution	
	7.1 Overview		11.8 Glossary	
	7.2 Functional Block Diagram	12	Mechanical, Packaging, and Orderable	. 01
	7.3 Feature Description	12	Information	. 57

4 Revision History


NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision B (May 2019) to Revision C

Page



5 Pin Configuration and Functions



Pin Functions

PIN			
NAME	NO.	FUNCTION	DESCRIPTION
AINM_A	2	Analog input	Negative analog input for channel A.
AINM_B	7	Analog input	Negative analog input for channel B.
AINP_A	1	Analog input	Positive analog input for channel A.
AINP_B	8	Analog input	Positive analog input for channel B.
AVDD	12, 29	Power supply	Analog power-supply pin. Connect a 1-µF decoupling capacitor between pin 12 and pin 11. Connect a 1-µF decoupling capacitor between pin 29 and pin 30.
CONVST	13	Digital input	Conversion start input pin. A CONVST rising edge starts the conversion for ADC_A and ADC_B.
CS	14	Digital input	Chip-select input pin; active low. The host and device can communicate when \overline{CS} is low. The SDO-x pins go to Hi-Z when \overline{CS} is high.
DVDD	28	Power supply	Interface power-supply pin. Connect a 1-µF decoupling capacitor between pin 27 and pin 28.
GND	4, 11, 27, 30	Power supply	Ground
NC	6	_	No external connection
PD/RST	26	Digital input	Asynchronous reset or power-down input pin. See the <i>Reset or Power-Down</i> section.
READY/STROBE	25	Digital output	Indicates data ready or strobe output for data capture.



Pin Functions (continued)

PIN			
NAME	NO.	FUNCTION	DESCRIPTION
REFby2 3		Analog output	REFby2 buffer output. Connect a 1-μF decoupling capacitor between pin 3 and pin 4.
REFOUT	5	Analog output	Internal reference output. Connect a 1-µF decoupling capacitor between pin 5 and pin 4.
REFM_A	32	Analog output	Negative output of reference buffer A. Negative reference input for ADC_A. Externally connect to the device GND.
REFM_B	9	Analog output	Negative output of reference buffer B. Negative reference input for ADC_B. Externally connect to the device GND.
REFP_A	31	Analog output	Positive output of reference buffer A. Positive reference input for ADC_A. Connect a 10-µF decoupling capacitor between pin 31 and pin 32.
REFP_B	10	Analog output	Positive output of reference buffer B. Positive reference input for ADC_B. Connect a 10-µF decoupling capacitor between pin 9 and pin 10.
SCLK	16	Digital input	Clock input pin for the serial interface.
SDI	15	Digital input	Serial data input pin. This pin is used to program the device registers.
SDO-0/0A	24	Digital output	SPI mode: data output 0 for channel A. Parallel byte mode: least significant bit (LSB) from the data byte.
SDO-1/1A	23	Digital output	SPI mode: data output 1 for channel A. Parallel byte mode: LSB+1 from the data byte.
SDO-2/2A	22	Digital output	SPI mode: data output 2 for channel A. Parallel byte mode: LSB+2 from the data byte.
SDO-3/3A	21	Digital output	SPI mode: data output 3 for channel A. Parallel byte mode: LSB+3 from the data byte.
SDO-4/0B	20	Digital output	SPI mode: data output 0 for channel B. Parallel byte mode: LSB+4 from the data byte.
SDO-5/1B	19	Digital output	SPI mode: data output 1 for channel B. Parallel byte mode: LSB+5 from the data byte.
SDO-6/2B	18	Digital output	SPI mode: data output 2 for channel B. Parallel byte mode: LSB+6 from the data byte.
SDO-7/3B	17	Digital output	SPI mode: data output 3 for channel B. Parallel byte mode: most significant bit (MSB) from the data byte.
Thermal pad		Power supply	Exposed thermal pad. TI recommends connecting this pin to the printed circuit board (PCB) ground.



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

	MIN	MAX	UNIT
AVDD to GND	-0.3	6	V
DVDD to GND	-0.3	6	V
Digital input pins	GND - 0.3	DVDD + 0.3	V
Digital output pins	GND - 0.3	DVDD + 0.3	V
AINP_A, AINP_B to GND, AINM_A, AINM_B to GND	-0.3	AVDD + 0.3	V
REFM_A, REFM_B	GND - 0.1	GND + 0.1	V
REFP_A, REFP_B, REFOUT, REFby2 to GND	GND - 0.3	AVDD + 0.3	V
Input or output current to any pin except power-supply pin	-10	10	mA
Junction temperature, T _J		150	°C
Storage temperature, T _{stg}	-65	150	°C

⁽¹⁾ Stresses beyond those listed under *Absolute Maximum Rating* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Condition*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

				UNIT
V _(ESD) Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾		V	
	9	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	±500	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
AVDD	Analog supply voltage	4.5	5	5.5	V
חייים	Digital supply voltage operating range	1.65	3.3	5.5	V
DVDD	Digital supply voltage for SCLK > 20 MHz	2.35	3.3	5.5	V
T _A Ambient temperature		-40		125	°C

6.4 Thermal Information

		ADS92x4R	
	THERMAL METRIC ⁽¹⁾	RHB (VQFN)	UNIT
		32 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	29	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	17.1	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	9.4	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	0.2	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	9.4	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	0.8	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.5 Electrical Characteristics: ADS92x4R

at AVDD = 4.5 V to 5.5V, DVDD = 2.35 V to 5.5 V, $V_{CM} = V_{REFP_x/2}$, Internal reference and maximum throughput (unless otherwise noted); minimum and maximum values at $T_A = -40^{\circ}\text{C}$ to +125°C; typical values at $T_A = 25^{\circ}\text{C}$, AVDD = 5V, DVDD = 3.3 V

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ANALOG INPUT						
FSR ⁽¹⁾	Full-scale input voltage (AINP_x - AINM_x)		-4.096		4.096	V
V _{IN}	Absolute input voltage (AINP_x or AINM_x to GND)		0		4.096	V
V _{CM}	Common-mode input range		1.848		2.248	V
I _{IN}	Analog input leakage current			±1		μΑ
	land on site on	Sample mode		16		
C _i	Input capacitance	Hold mode		1		pF
DW	A mala minamut ha mahuidah	-3-dB input signal		52		MHz
BW	Analog input bandwidth	-0.1-dB input signal		4.2		MHz
VOLTAGE REFE	RENCE OUTPUT					
V _{REFOUT} (2)	REFOUT voltage		2.496	2.5	2.504	V
$\Delta V_{REF} / \Delta T$	V _{REFOUT} drift			5.5	15	ppm/°C
ΔV _{REFOUT} /ΔAVD D	V _{REFOUT} line regulation	AVDD variation 4.5 V to 5.5 V		200		μV/V
I _{REFOUT}	REFOUT output current capability	$ \Delta V_{REF} < 2 \text{ mV}$		1.5		μΑ
C _{REFOUT}	REFOUT capacitor	For specified performance		1		μF
INTERNAL REFE	RENCE BUFFER					
G _{REFBUF}	Reference buffer Gain			1.6388		V/V
E _{O-REFBUF}	Reference buffer output offset		-1	±0.2	1	mV
ΔE _{O-REFBUF} /ΔT	Reference buffer output offset temperature drift			10		μV/°C
(V _{REFP_A} - V _{REFP_B})	Reference buffer output mismatch		-500	±50	500	μV
$C_{REFP_{Z}}$	Reference buffer output capacitor	For specified performance, between each pair of REFP_x and REFM_x	7	10	27	μF
REFby2 OUTPUT	-		_			
V	REFby2 output voltage	EN_REFBY2_OFFSET = 0	2.043	2.048	2.053	V
V _{REFby2}	KET byz output voltage	EN_REFBY2_OFFSET = 1	2.133	2.148	2.163	V
I _{REFby2}	REFby2 output current capability			±3		mA
	REFby2 output capacitor		1			μF
	REFby2 output noise	With specified output capacitor		10		μV_{RMS}
Digital Outputs						
V _{OH}	High level output voltage	I _{OH} = 500-μA source	0.8 × DVDD	·	DVDD	V
V _{OL}	Low level output voltage	$I_{OL} = 500 - \mu A sink$	0	0.	2 × DVDD	V
Digital Inputs						
V _{IH}	High level input voltage	DVDD - 2.2.V	0.7 × DVDD		OVDD +0.3	V
V _{IL}	Low level intput voltage	DVDD > 2.3 V	-0.3	0.	3 × DVDD	V
V _{IH}	High level input voltage	DVDD < 2.2.V	0.8 × DVDD		OVDD +0.3	V
V _{IL}	Low level intput voltage	DVDD ≤ 2.3 V	-0.3	0.	2 × DVDD	V
-		1	1			

⁽¹⁾ Ideal input span; does not include gain or offset error.

Submit Documentation Feedback

Copyright © 2018–2019, Texas Instruments Incorporated

⁽²⁾ Does not include the variation in voltage resulting from solder shift effects.



Electrical Characteristics: ADS92x4R (continued)

at AVDD = 4.5 V to 5.5V, DVDD = 2.35 V to 5.5 V, $V_{CM} = V_{REFP_x/2}$, Internal reference and maximum throughput (unless otherwise noted); minimum and maximum values at $T_A = -40^{\circ}\text{C}$ to +125°C; typical values at $T_A = 25^{\circ}\text{C}$, AVDD = 5V, DVDD = 3.3 V

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Power Supply	у					
AVDD	Analog supply voltage		4.5	5	5.5	V
DVDD	Digital supply voltage		1.65	3.3	5.5	V
		f _{SAMPLE} = 3 MSPS		24.3	30.4	mA
I _{AVDD}	Analog supply current	AVDD = 5 V, no conversion		7.8		mA
		Power down (PD/RST Low)		1		μΑ
I _{DVDD}	Digital supply current	$f_{SAMPLE} = 3 MSPS,$ $C_{SDO-x/y} = 10 pF$		2.8		mA
PSRR ⁽³⁾	Power-supply rejection ratio	100-mV _{PP} Ripple on AVDD of frequency < 100kHz		70		dB

⁽³⁾ All specifications expressed in decibels (dB) refer to the full-scale input (FSR) and are tested with an input signal 0.5 dB below full-scale, unless otherwise specified.

6.6 Electrical Characteristics: ADS9224R

at AVDD = 4.5 V to 5.5V, DVDD = 2.35 V to 5.5 V, $V_{CM} = V_{REFP_X/2}$, Internal reference and maximum throughput (unless otherwise noted); minimum and maximum values at $T_A = -40^{\circ}\text{C}$ to +125°C; typical values at $T_A = 25^{\circ}\text{C}$, AVDD = 5V, DVDD = 3.3 V

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
DC ACCURAC	Y						
	Resolution, no missing codes		16			Bits	
DNL	Differential nonlinearity		-0.5	±0.2	0.5	LSB	
INL	Integral nonlinearity		-2	±1	2	LSB	
Eo	Offset error		-9	±1	9	LSB	
G _E	Cummulative gain error for ADC_x and REFBUF_x		-0.02	±0.01	0.02	%FSR	
$\Delta G_E/\Delta T$	Gain drift		·	5		ppm/°C	
	Transition noise	Mid-code, PFS-1000, NFS+1000		0.4		LSB	
AC ACCURAC	Υ		·				
	Signal-to-noise ratio	f _{IN} = 2 kHz	91.3	94.5		- dB	
SNR ⁽¹⁾		$f_{IN} = 100 \text{ kHz}, \text{ FSR} = -3 \text{ dBFS}$		93			
0		f_{IN} = 1 MHz, FSR = -3 dBFS, f_{SAMPLE} = 2.9 MSPS		89.5			
		f _{IN} = 2 kHz		94.3			
SINAD ⁽¹⁾⁽²⁾	Signal-to-noise plus distortion	f _{IN} = 100 kHz, FSR = -3 dBFS	·	92.7		dB	
		f _{IN} = 1 MHz, FSR = -3 dBFS		87.9			
		$f_{IN} = 2 \text{ kHz}$		-109			
THD ⁽¹⁾⁽²⁾	Total harmonic distortion	$f_{IN} = 100 \text{ kHz}, FSR = -3 \text{ dBFS}$		-106		dB	
		f _{IN} = 1 MHz, FSR = -3 dBFS		-93			
		f _{IN} = 2 kHz		112			
SFDR ⁽¹⁾	Spurious-free dynamic range	$f_{IN} = 100 \text{ kHz}, \text{ FSR} = -3 \text{ dBFS}$		112		dB	
		f _{IN} = 1 MHz, FSR = -3 dBFS		100			
CMRR ⁽¹⁾	Common-mode rejection ratio	f_{IN} = dc to 1-MHz, V_{IN} = 100-m V_{PP}		80		dB	

All specifications expressed in decibels (dB) refer to the full-scale input (FSR) and are tested with an input signal 0.5 dB below full-scale, unless otherwise specified.

⁽²⁾ Calculated on the first nine harmonics of the input frequency.



Electrical Characteristics: ADS9224R (continued)

at AVDD = 4.5 V to 5.5V, DVDD = 2.35 V to 5.5 V, $V_{CM} = V_{REFP_x/2}$, Internal reference and maximum throughput (unless otherwise noted); minimum and maximum values at $T_A = -40^{\circ}C$ to $+125^{\circ}C$; typical values at $T_A = 25^{\circ}C$, AVDD = 5V, DVDD = 3.3 V

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	l
ISOXT ⁽¹⁾	Channel-to-channel isolation	f_{IN_ADCA} = 15 kHz at 10% FSR, f_{IN_ADCB} = 25 kHz at 100% FSR		-120		dB	

6.7 Electrical Characteristics: ADS9234R

at AVDD = 4.5 V to 5.5V, DVDD = 2.35 V to 5.5 V, $V_{CM} = V_{REFP_x/2}$, Internal reference and maximum throughput (unless otherwise noted); minimum and maximum values at $T_A = -40^{\circ}C$ to +125°C; typical values at $T_A = 25^{\circ}C$, AVDD = 5V, DVDD = 3.3 V

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
DC ACCURAC	Υ						
	Resolution, no missing codes		14			Bits	
DNL	Differential nonlinearity		-0.5	±0.15	0.5	LSB	
INL	Integral nonlinearity		-1	±0.3	1	LSB	
Eo	Offset error		-3.5	±0.8	3.5	LSB	
G _E	Cummulative gain error for ADC_x and REFBUF_x		-0.025	±0.01	0.025	%FSR	
$\Delta G_E/\Delta T$	Gain drift			5		ppm/°C	
	Transition noise	Mid-code, PFS-1000, NFS+1000		0.3		LSB	
AC ACCURAC	Υ						
		f _{IN} = 2 kHz	84.1	85.6			
SNR ⁽¹⁾	Signal-to-noise ratio	$f_{IN} = 100 \text{ kHz}, FSR = -3 \text{ dBFS}$	85.5			dB	
		f _{IN} = 1 MHz, FSR = -3 dBFS		85			
		f _{IN} = 2 kHz		85.5			
SINAD ⁽¹⁾⁽²⁾	Signal-to-noise plus distortion	$f_{IN} = 100 \text{ kHz}, \text{ FSR} = -3 \text{ dBFS}$	85.4 84.4			dB	
		$f_{IN} = 1 \text{ MHz}, \text{ FSR} = -3 \text{ dBFS}$					
		$f_{IN} = 2 \text{ kHz}$		-106			
THD ⁽¹⁾⁽²⁾	Total harmonic distortion	$f_{IN} = 100 \text{ kHz}, FSR = -3 \text{ dBFS}$	-106			dB	
		f _{IN} = 1 MHz, FSR = -3 dBFS	-94				
		f _{IN} = 2 kHz	109 107			dB	
SFDR ⁽¹⁾	Spurious-free dynamic range	$f_{IN} = 100 \text{ kHz}, FSR = -3 \text{ dBFS}$					
		f _{IN} = 1 MHz, FSR = -3 dBFS	101				
CMRR ⁽¹⁾	Common-mode rejection ratio	f_{IN} = dc to 1-MHz, V_{IN} = 100-m V_{PP}		75		dB	
ISOXT ⁽¹⁾	Channel-to-channel isolation	f _{IN_ADCA} = 15 kHz at 10% FSR, f _{IN_ADCB} = 25 kHz at 100% FSR		-115		dB	

⁽¹⁾ All specifications expressed in decibels (dB) refer to the full-scale input (FSR) and are tested with an input signal 0.5 dB below full-scale, unless otherwise specified.

⁽²⁾ Calculated on the first nine harmonics of the input frequency.



6.8 Timing Requirements

at AVDD = 4.5 V to 5.5V, DVDD = 2.35 V to 5.5 V, $V_{CM} = V_{REFP_x/2}$, Internal reference and maximum throughput (unless otherwise noted); minimum and maximum values at $T_A = -40^{\circ}\text{C}$ to +125°C; typical values at $T_A = 25^{\circ}\text{C}$, AVDD = 5V, DVDD =

		MIN	NOM	MAX	UNIT
CONVERSION	N CONTROL AND DATA TRANSFER (See Figure 1 and Figure 2)				
t _{D_CONVST_CS}	Delay time: CONVST high to $\overline{\text{CS}}$ Falling for zero cycle latency (zone 1 transfer)	t _{DRDY} ⁽¹⁾			ns
	Time between two adjacent CONVST rising edges for zero cycle latency (zone 1 transfer)		t _{DRDY} +t _{READ} (2)		ns
t _{CYCLE}	Time between two adjacent CONVST rising edges for zone 2 transfer, ADS9224R	333			
	Time between two adjacent CONVST rising edges for zone 2 transfer, ADS9234R	285			ns
f	Sampling rate, ADS9224R			3	MSPS
f _{SAMPLE}	Sampling rate, ADS9234R			3.5	MOFO
t _{ACQ}	Acquisition time	140			ns
t _{D_CONVST_CS}	Delay time: CONVST high to CS falling for zone 2 transfer	15		180	ns
t _{WL_CONVST}	Pulse duration : CONVST low	15			ns
t _{WH_CONVST}	Pulse duration : CONVST high	15			ns
SPI-COMPAT	IBLE AND PARALLEL BYTE PROTOCOL (See Figure 3)				
t _{CLK}	Serial clock time period	1/ f _{CLK}			
t _{PH_CLK}	SCLK high time	0.45 × t _{CLK}		0.55 × t _{CLK}	ns
t _{PL_CLK}	SCLK low time	0.45 × t _{CLK}		0.55 × t _{CLK}	ns
t _{SU_CSCK}	Setup time: CS faling to first SCLK capture edge	12			ns
t _{SU_CKDI}	Setup Time: SDI data valid to SCLK capture edge	2.5			ns
t _{HT_CKDI}	Hold Time: SCLK capture edge to previous data valid on SDI	1.5			ns
t _{HT_CKCS}	Delay Time: last SCLK capture edge to CS rising	14			ns
	Serial clock frequency for SPI protocols with single data rate			60	MHz
f_{CLK}	Serial clock frequency for SPI protocols with double data rate			22	MHz
	Serial clock frequency for parallel byte protocol			45	MHz
CLOCK RE-TI	MER PROTOCOL WITH STROBE = SCLK (EXTERNAL CLOCK) (3)(S	ee Figure 4)			
	Serial clock frequency with single data rate			60	MHz
f _{CLK}	Serial clock frequency with double data rate			22	MHz
ASYNCHRON	OUS RESET AND POWER-DOWN TIMING (See Figure 6)				
t _{WL-RST}	Pulse duration (low) for reset	50		500	ns
t _{WL-PD-min}	Minimum pulse duration (low) for power-down	1000			ns

⁽¹⁾ See Switching Characteristics

See Protocols for Reading From the Device for t_{READ}
Other parameters are the same as the SPI-compatible and Parallel Byte Protocols.



6.9 Switching Characteristics

at AVDD = 4.5 V to 5.5V, DVDD = 2.35 V to 5.5 V, $V_{CM} = V_{REF/2}$, Internal reference and maximum throughput (unless otherwise noted); minimum and maximum values at $T_A = -40^{\circ}\text{C}$ to +125°C; typical values at $T_A = 25^{\circ}\text{C}$, AVDD = 5V, DVDD = 3.3 V

P	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
CONVERSION CONT	TROL AND DATA TRANSFER (Se	ee Figure 1 and Figure 2)				
	Data ready time for present sample: CONVST high to READY high	Zero cycle latency (zone 1 transfer) for ADS9224R			315	ns
[†] DRDY	Data ready time for present sample: CONVST high to READY high	Zero cycle latency (zone 1 transfer) for ADS9234R			280	ns
SPI-COMPATIBLE A	ND PARALLEL BYTE PROTOCO	DL (See Figure 3)				
t _{DEN_CSDO}	Delay time: CS falling to data valid on SDO-x				12	ns
t _{DZ_CSDO}	Delay time: CS rising edge to SDO-x tristate				12	ns
t _{D_CKDO}	Delay time: SCLK launch edge to next data valid on SDO-x	SPI-compatible protocols with single data rate			15.8	ns
t _{D_CKDO}	Delay time: SCLK launch edge to next data valid on SDO-x	SPI-compatible protocols with double data rate			21	ns
t _{D_CKDO}	Delay time: SCLK launch edge to next data valid on SDO-x	Parallel byte protocol			21	ns
+ .	Aperture delay			8		ns
t _A	t _A mismatch			40		ps
t _{JITTER}	Aperture jitter			2		ps
CLOCK RE-TIMER P	ROTOCOL WITH STROBE = SCI	LK (EXTERNAL CLOCK) ⁽¹⁾ (See	Figure 4)			
toff_strobe_do	Time offset: STROBE edge to next data valid on SDO-x		-2.5		2.5	ns
$t_{D_CS_READY}$	Delay time: $\overline{\text{CS}}$ rising to READY displaying internal device state				13.5	ns
t _{D_CKSTROBE_r}	Delay time: SCLK rising edge to STROBE rising				21.5	ns
t _{D_CKSTROBE_f}	Delay time: SCLK falling edge to STROBE falling				21.5	ns
t _{PH_STROBE}	Strobe output high time		0.45 × t _{STR}		$0.55 \times t_{STR}$	ns
t _{PL_STROBE}	Strobe output low time		0.45 × t _{STR}		$0.55 \times t_{STR}$	ns
CLOCK RE-TIMER P	ROTOCOL WITH STROBE = INT	ERNAL CLOCK (1)(See Figure 5	5)			
t _{D_CS_STROBE}	Delay time : $\overline{\text{CS}}$ falling to 1 st STROBE rising		15		50	ns
toff_strobe_do	Time offset : STROBE edge to next data valid on SDO-x		-2.5		2.5	ns
t _{D_CS_READY}	Delay time: CS rising to READY displaying internal device state				13.5	ns
t _{INTCLK}	INTCLK period			15		ns
		INTCLK		16		ns
t _{STR}	STROBE period	INTCLK / 2		30		ns
		INTCLK / 4		60		ns
t _{WH_STR}	STROBE high period		0.45 × t _{STR}		0.55 × t _{STR}	ns
t _{WL_STR}	STROBE low period		0.45 × t _{STR}		0.55 × t _{STR}	ns

⁽¹⁾ Other parameters are the same as the SPI-compatible and Parallel Byte Protocols.

Submit Documentation Feedback

Copyright © 2018–2019, Texas Instruments Incorporated




Switching Characteristics (continued)

at AVDD = 4.5 V to 5.5V, DVDD = 2.35 V to 5.5 V, $V_{CM} = V_{REF/2}$, Internal reference and maximum throughput (unless otherwise noted); minimum and maximum values at $T_A = -40^{\circ}\text{C}$ to +125°C; typical values at $T_A = 25^{\circ}\text{C}$, AVDD = 5V, DVDD = 3.3 V

PAR	AMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT			
ASYNCHRONOUS RESET AND POWER-DOWN TIMING (See Figure 6)									
t _{RST-WKUP}	Wake up time from reset				1	μs			
t _{PD-WKUP} (2)	Wake up time from power-down			18	150	ms			
twkup-refout	REFOUT wake-up time			15.6	140	ms			
t _{REFP_x-SETTLE}	Reference buffer output settling time	C _{REFP_x} = 10μF		18	150	ms			


(2) With $C_{REFP_x} = 10\mu F$



(1) The READY output is required for data transfer with zero cycle latency. The STROBE output is required only for clock re-timer (CRT) protocols.


Figure 1. Conversion Control and Data Transfer With Zero Cycle Latency (Zone 1 Transfer)





(1) The READY output is not required for zone 2 data transfer. The STROBE output is required only for clock re-timer protocols.

Figure 2. Conversion Control and Data Transfer With Wider Read Cycle (Zone 2 Transfer)



(1) The SCLK polarity, launch edge, and capture edge depend on the SPI protocol selected. DDR is not supported with the parallel byte protocol.

Figure 3. SPI-Compatible and Parallel Byte Protocols Timing






Figure 4. Clock Re-Timer Protocol (External Clock) Timing




Figure 5. Clock Re-Timer Protocol (Internal Clock) Timing





Figure 6. Asynchronous Reset and Power-Down Timing




6.10 Typical Characteristics: ADS9224R






Typical Characteristics: ADS9224R (continued)






Typical Characteristics: ADS9224R (continued)






6.11 Typical Characteristics: ADS9234R






Typical Characteristics: ADS9234R (continued)





Typical Characteristics: ADS9234R (continued)





7 Detailed Description


7.1 Overview

The device belongs to a family of dual, high-speed, simultaneous-sampling, analog-to-digital converters (ADCs). The device supports fully differential input signals and a full-scale input range equal to $2 \times V_{REFP}$ x.

When a conversion is initiated, the difference voltage between the AINP_x and AINM_x pins is sampled on the internal capacitor array. The device uses an internal clock to perform conversions. During the conversion process, both analog inputs are disconnected from the sampling capacitors. At the end of conversion process, the device reconnects the sampling capacitors to the AINP_x and AINM_x pins and enters an acquisition phase. The device has internal reference and reference buffers to provide the charge required by the ADCs during conversion. The device includes a reference voltage for the ADCs.

The enhanced serial programming interface (eSPI) digital interface is backward-compatible with traditional SPI protocols. eSPI configurable features simplify board layout, timing, and firmware and support high throughput at lower clock speeds, thus allowing an easy interface with a variety of microcontrollers, digital signal processors (DSPs), and field-programmable gate arrays (FPGAs). The device also provides a byte mode and a wide read cycle to reduce the clock frequency required for data transfer. The device includes a clock re-timer (CRT) to ensure data integrity when data are transferred through digital isolators. The device also supports double data rate (DDR) with SPI-compatible serial interface modes and with a clock re-timer.

7.2 Functional Block Diagram





7.3 Feature Description

The device is comprised of seven modules: two converters (ADC_A, ADC_B), two reference buffers (REFBUF_A, REFBUF_B), the REFby2 buffer, the reference voltage, and the serial interface, as shown in the *Functional Block Diagram* section.

The converter module samples and converts the analog input into an equivalent digital output code. The reference buffers provide the charge required by the converters for the conversion process. The serial interface module facilitates communication and data transfer between the device and the host controller. The REFby2 buffer provides the common-mode voltage for the amplifiers input driving the analog of the device. The reference voltage is used by the converters for conversion process.

7.3.1 Converter Modules

As shown in Figure 36, both converter modules sample the analog input signal, compare this signal with the reference voltage (between the pair of REFP_x and REFM_x pins), and generate an equivalent digital output code. The converter module receives the PD/RST and CONVST inputs from the interface module, and output the ADCST signal and the conversion result back to the interface module.




Figure 36. Converter Modules

7.3.1.1 Analog Input With Sample-and-Hold

This device supports unipolar, fully differential, analog input signals. Figure 37 shows a small-signal equivalent circuit of the sample-and-hold circuit. Each sampling switch is represented by a resistance (R_{S1} and R_{S2} , typically 120 Ω) in series with an ideal switch (SW₁ and SW₂). The sampling capacitors, C_{S1} and C_{S2} , are typically 16 pF.




Figure 37. Analog Input Structure for Converter Module

(3)



Feature Description (continued)

During the acquisition process, both inputs are individually sampled on C_{S1} and C_{S2} , respectively. During the conversion process, both converters convert for the respective voltage difference between the sampled values: $V_{AINP\ x} - V_{AINM\ x}$.

Equation 1 and Equation 2 provide the full-scale input range (FSR) and common-mode voltage (V_{CM}), supported at the analog inputs for reference voltage (V_{REFOUT}) on the REFOUT pin.

$$FSR = \pm 1.6384 \times V_{REFOUT} = 3.2768 \times V_{REFOUT}$$
 (1)

$$V_{CM} = 0.8192 \times V_{REFOUT} \pm 0.2 V$$
 (2)

7.3.1.2 ADC Transfer Function

The device output is in two's compliment format. Table 1 and Figure 38 show the ideal transfer characteristics for the device. Equation 3 gives the least significant bit (LSB) for the ADC.

$$1 LSB = FSR / 2^{R}$$

where

- FSR is defined in Equation 1
- R = Resolution of the device

NFSC

PFSC (X) WC (X)

Figure 38. Ideal Transfer Characteristics

Analog Input (AINP_x – AINM_x)

Table 1. Transfer Characteristics

STEP	INPUT VOLTAGE (AINP_x-AINM_x)	CODE	DESCRIPTION	IDEAL OUTPUT CODE (R = 16)	IDEAL OUTPUT CODE (R = 14)
Α	≤ -(1.6384 × V _{REFOUT} - 1 LSB)	NFSC	Negative full-scale code	8000	2000
В	0 LSB to 1 LSB	MC	Mid code	0000	0000
С	≥ (1.6384 × V _{REFOUT} – 1 LSB)	PFSC	Positive full-scale code	7FFF	1FFF

Copyright © 2018–2019, Texas Instruments Incorporated

7.3.2 Internal Reference Voltage

The device features an internal reference source with a nominal output value of 2.5 V. The ADC internal reference voltage is brought out on the REFOUT pin. A 1- μ F decoupling capacitor (C_{REFOUT}), as shown in Figure 39, is recommended to be placed between the REFOUT pin and GND pin. The capacitor must be placed as close to the REFOUT pin as possible. The output impedance of the internal band-gap circuit creates a low-pass filter with this capacitor to band-limit the noise of the reference. The initial accuracy specification for the internal reference can be degraded if the die is exposed to any mechanical or thermal stress. Heating the device when being soldered to a printed circuit board (PCB) and any subsequent solder reflow is a primary cause for shifts in the V_{REF} value.

All performance characteristics of the device are specified with the internal reference buffer and a specified value of C_{REFP_x} . As shown in Figure 39, place a decoupling capacitor C_{REFP_x} between the REFP_x and REFM_x pins as close to the device as possible.




Figure 39. Connection Diagram for Reference and Reference Buffers


7.3.3 Reference Buffers

On the CONVST rising edge, both converters start converting the sampled value on the analog input, and the internal capacitors are switched to the REFP_x pins. Most of the switching charge required during the conversion process is provided by the external decoupling capacitor C_{REFP_x} . If the charge lost from C_{REFP_x} is not replenished before the next CONVST rising edge, the subsequent conversion occurs with this different reference voltage and causes a proportional error in the output code. To eliminate these errors, the internal reference buffers of the device maintains the voltage on the REFP_x pins. The reference buffers have a gain of G_{REFBUF} , as specified in the *Specifications* section. The voltage at the REFP_x pins can be calculated as $V_{REFP_x} = G_{REFBUF} \times V_{REFOUT}$.

7.3.4 REFby2 Buffer

The device includes a REFby2 buffer for setting the common-mode voltage required by the converter modules. The REFby2 output can be used to drive the V_{OCM} common-mode input pin of the fully differential amplifiers (similar to the THS4551). The REFby2 output can be increased by 100 mV (for specifications of the REFby2 output, see the *Specifications* section) for providing headroom from GND for the fully differential amplifier. To increase the REFby2 output, set the EN_REFby2_OFFSET bit to 1 in the REFby2_OFFSET register. Figure 40 depicts a block diagram for the REFby2 buffer.





Copyright © 2017, Texas Instruments Incorporated

Figure 40. REFby2 Buffer

7.3.5 Data Averaging

The device can be configured to average two or four samples and provide the averaged value as output data. To configure the data averaging, configure the DATA_AVG_CFG register.

7.3.5.1 Averaging of Two Samples

To enable averaging of two samples, set the EN_DATA_AVG bits in the DATA_AVG_CFG register to 10b. In this mode, the device averages two samples and provides the average of two samples as output data. The output data rate reduces by a factor of two. In this mode, the host must provide two pulses separated by a time of t_{CYCLE} (see t_{CYCLE} for a zone 2 transfer in the *Specifications* section) on the CONVST pin. The device sets the READY pin high after a time of t_{DRDY} (see t_{DRDY} in the *Specifications* section) from the second rising edge on the CONVST pin. After the READY pin is set high, the host can read the data by using one of the protocols for reading from the device. The host can read the data while providing the two CONVST pulses for acquiring the next two samples. The host must keep $t_{READ} < [2 \times t_{CYCLE}]$. Figure 41 provides the timing for the averaging of two samples.




Figure 41. Timing for Averaging of Two Samples

7.3.5.2 Averaging of Four Samples

To enable averaging of four samples, set the EN_DATA_AVG bits in the DATA_AVG_CFG register to 11b. In this mode, the device averages four samples and provides the average of four samples as output data. The output data rate reduces by a factor of four. In this mode, the host must provide four pulses separated by a time of t_{CYCLE} (see t_{CYCLE} for a zone 2 transfer in the *Specifications* section) on the CONVST pin. The device sets the READY pin high after a time of t_{DRDY} (see t_{DRDY} in the *Specifications* section) from the fourth rising edge on the CONVST pin. After the READY pin is set high, the host can read the data by using one of the protocols for reading from the device. The host can read the data while providing the four CONVST pulses for acquiring the next four samples. The host must keep $t_{READ} < [4 \times t_{CYCLE}]$. Figure 42 provides the timing for the averaging of four samples.




Figure 42. Timing for Averaging of Four Samples

7.4 Device Functional Modes

This device supports three functional states: RST or power-down, ACQ, and CNV. The device state is determined by the status of the CONVST and PD/RST control signals provided by the host controller.

7.4.1 ACQ State

In ACQ state, the device acquires the analog input signal. The device enters ACQ state at power-up, when coming out of power down, after any asynchronous reset, and by the ADCST signal (internal). A PD/RST falling edge takes the device from ACQ state to RST state. A CONVST rising edge takes the device from ACQ state to CNV state.

7.4.2 CNV State

The device moves from ACQ state to CNV state and starts conversion on a rising edge of a CONVST pin. The conversion process uses an internal clock. The host must provide a minimum time of t_{CYCLE} between two subsequent start of conversions.

7.4.3 Reset or Power-Down

The PD/RST pin is an asynchronous digital input for the device. The pulse duration (low) on the PD/RST pin decides the state for the device (reset or power-down). Figure 43 provides the timing diagram for these states. On power-up or after reset the device supports the SPI-00-S protocol for configuring the device and the SPI-00-S-SDR protocol for reading the data from the device. See the *Protocols for Reading From the Device* and *Protocols for Configuring the Device* sections for details.



Device Functional Modes (continued)




Figure 43. Reset or Power Down

7.4.3.1 Reset

To enter reset state, the host controller pulls and keeps the $\overline{PD}/\overline{RST}$ pin low for a duration of t_{WL_RST} ($t_{WL_RST-min} \le t_{WL_RST-max}$).

In reset state, the device terminates the ongoing conversion or acquisition process and all configuration registers (see the *Register Maps* section) are reset to their default values.

After a delay of t_{RST-WKUP}, the device enters ACQ state.

7.4.3.2 Power-Down

To enter power-down state, the host controller pulls and keeps the $\overline{PD/RST}$ pin low for a minimum duration of t_{WL-PD} .

In power-down state, all device blocks are powered down and all configuration registers (see the *Register Maps* section) are reset to their default values.

To exit power-down state, the host controller pulls the $\overline{PD}/\overline{RST}$ pin high. After a delay of $t_{PD-WKUP}$, the device powers up and enters ACQ state.



Device Functional Modes (continued)


7.4.4 Conversion Control and Data Transfer Frame

The device supports two modes of conversion control and data transfer, one with zero cycle latency (zone 1 transfer) and another with a wide read cycle (zone 2 transfer).

7.4.4.1 Conversion Control and Data Transfer Frame With Zero Cycle Latency (Zone 1 Transfer)

In this mode of conversion control and data transfer, the device starts conversion on the rising edge of CONVST. The CONVST pin can be pulled low after a minimum time of t_{WH_CONVST} . After the conversion is finished, the rising edge of the READY/STROBE pin indicates that the data are ready and the data can be read by the host. After the READY pin is set high, as shown in Figure 44, the host must pull \overline{CS} low and provide clocks on the SCLK pin to read the data in zone 1 without cycle latency. For a zone 1 transfer, the host must provide a minimum delay time of $t_{D_CONVST_CS}$ (= t_{DRDY}) between the rising edge of CONVST and the falling edge of \overline{CS} .

The data for the present sample (sample N) is provided by the device on the SDO pins. After all bits are read, the host can pull the \overline{CS} pin high to end the data transfer frame. After pulling \overline{CS} high, the host can pull the CONVST pin high to start the next conversion. The host must keep the SDI pin low (NOP0) or high (NOP1) for conversion control and for getting conversion results from the device. In this mode of conversion control, the time between two adjacent rising edges of the CONVST signal (t_{CYCLE}) is determined as $t_{CYCLE} = t_{DRDY} + t_{READ}$.



- (1) The READY output is required for data transfer with zero cycle latency. The STROBE output is required only for clock re-timer (CRT) protocols. See the READY/STROBE Output section for details.
- (2) For t_{READ} with different data transfer protocols; see the *Protocols for Reading From the Device* section.
- (3) $f_{Sample} = 1 / t_{cycle}$.


Figure 44. Conversion Control and Data Transfer Frame With Zero Cycle Latency (Zone 1 Transfer)



Device Functional Modes (continued)

7.4.4.2 Conversion Control and Data Transfer Frame With Wide Read Cycle (Zone 2 Transfer)

In this mode of conversion control and data transfer, the device starts conversion on the rising edge of CONVST. The CONVST pin can be pulled low after a minimum time of t_{WH_CONVST} . After a time of $t_{D_CONVST_CS}$ (see $t_{D_CONVST_CS}$ for zone 2 transfer in the *Specifications* section), the host must pull \overline{CS} low and provide clocks on the SCLK pin to read the data in zone 2. As shown in Figure 45, a zone 2 transfer provides more read time (t_{read}). The read time available for reading data is maximized when $t_{D_CONVST_CS}$ is set to the minimum permissible value. The data for the previous sample (sample N-1) is provided by the device on the SDO pins. After all bits are read, the host can pull the \overline{CS} pin high to end the data transfer frame. After pulling \overline{CS} high, the host can pull the CONVST pin high to start the next conversion. In this mode of conversion control, a minimum time of t_{CYCLE} (see t_{CYCLE} for zone 2 transfer in the *Specifications* section) is required between two adjacent rising edges of the CONVST signal. The host must keep the SDI pin low (NOP0) or high (NOP1) for conversion control and for getting conversion results from the device.



- (1) The READY output is not required for zone 2 data transfer. The STROBE output is required only for clock re-timer (CRT) protocols. See the *READY/STROBE Output* section for details.
- (2) For t_{READ} with different data transfer protocols; see the *Protocols for Reading From the Device* section.
- (3) $f_{Sample} = 1 / t_{cvcle}$.

Figure 45. Conversion Control and Data Transfer Frame With Wide Read Cycle (Zone 2 Transfer)

NOTE

For optimum performance with zone 2 transfer, TI recommends masking the READY output by setting the READY_MASK bit in the OUTPUT_DATA_WORD_CFG register and using a data transfer protocol with a bus width of more than 2 SDOs or the parallel byte protocol to keep [$t_{D_CONVST_CS}$ + t_{READ}] below 150 ns. See the *Protocols for Reading From the Device* section for details on different protocols for reading the data.



7.5 READY/STROBE Output

The READY/STROBE pin has multiple functions. The READY and STROBE signals are multiplexed to this pin. When $\overline{\text{CS}}$ is low, STROBE is output and when $\overline{\text{CS}}$ is high, READY is output.

7.5.1 READY Output

After power-up or after exiting power-down (a rising edge on $\overline{PD/RST}$), the READY signal is set high. After a time of 0.9 ms, this signal goes low, indicating that the device is initialized and the registers can be configured. However, conversions can be performed with the desired accuracy only after a time of $t_{PD-WKUP}$ (see the Specifications section). After power-up, for a zone 1 transfer (see Figure 44), the device starts conversion on the CONVST rising edge and the READY pin remains low during the conversion process. After a time of t_{DRDY} , the conversion process completes, READY is set high, and data can be read by the host. The host can read data by bringing \overline{CS} high and by providing clocks on SCLK. After \overline{CS} is brought low, READY is set low. For a zone 2 transfer, TI recommends masking the READY output by setting the READY_MASK bit in the OUTPUT DATA WORD CFG register.

7.5.2 STROBE Output

In clock re-timer protocols, the device sends out data on the SDO lines with synchronized clock on the STROBE line. The data are synchronized to the rising edge of the STROBE pulses. In CRT protocols, the host can use the STROBE output for latching the data. The STROBE for the CRT protocols is either derived from the external SCLK provided by the host or from the internal oscillator. The STROBE signal is held low for protocols other than the CRT protocols.

7.6 Programming

7.6.1 Output Data Word

The output data word, as shown in Table 2, consists of a conversion result of N bits, where N is the width of the output data word. The output data word is provided on data lines (SDO-xx) for each ADC.

Table 2. Output Data Word

DEVICE	RESOLUTION OF DEVICE (R)	WIDTH OF OUTPUT DATA WORD (N)	CONTENT OF OUTPUT DATA WORD ⁽¹⁾⁽²⁾	MSB OF CONVERSION RESULT WITH LEFT ALIGNMENT	MSB OF CONVERSION RESULT WITH RIGHT ALIGNMENT
ADS9224R	16	16	16-bit conversion in 2's compliment format	D _{N-1} (= D ₁₅)	D _{N-1} (= D ₁₅)
ADS9234R	14	16	14-bit conversion in 2's compliment format	D _{N-1} (= D ₁₃)	D _{N-3} (= D ₁₃)

- (1) The device provides register data in the output data word during register read operation.
- (2) When a fixed pattern data is enabled, the device provides a fixed pattern in the output data word.

For ADS9234R devices with 14-bit resolution, the output data word can be left-aligned or right-aligned by configuring the DATA_RIGHT_ALIGNED bit. With left alignment, the device appends zeros in the end of the output data word. With right alignment, the device appends MSBs in the beginning of the output data word. Figure 46 shows the data alignment in the data output word.




Figure 46. Data Alignment for ADS9234R Devices



7.6.2 Data Transfer Protocols

This device features an enhanced-SPI digital interface that allows the host controller to operate at slower SCLK speeds and still achieve the required throughput and response time. The enhanced-SPI digital interface module offers three options to reduce the SCLK speed required for data transfer:

- Increase the width of the output data bus (dual SDO, quad SDO, or parallel byte)
- Enable double data rate (DDR) transfer
- Wider read cycle by extending the data transfer window (zone 2 transfer)

These three options can be combined to achieve further reduction in SCLK speed.

7.6.2.1 Protocols for Reading From the Device

The protocols for the data-read operation can be broadly classified into five categories:

- 1. Legacy, SPI-compatible protocols (SPI-xy-S-SDR)
- 2. SPI-compatible protocols with bus width options and single data rate (SPI-xy-D-SDR and SPI-xy-Q-SDR)
- 3. SPI-compatible protocols with bus width options and double data rate (SPI-x1-S-DDR, SPI-x1-D-DDR, and SPI-x1-Q-DDR)
- Clock re-timer (CRT) protocols (CRT-S-SDR, CRT-D-SDR, CRT-Q-SDR, CRT-S-DDR, CRT-D-DDR, and CRT-Q-DDR)
- 5. Parallel byte protocol (PB-xy-AB-SDR, PB-xy-AA-SDR)

7.6.2.1.1 Legacy, SPI-Compatible Protocols (SPI-xy-S-SDR)

The device supports legacy, SPI-compatible protocols with all combinations of clock phase and polarity. In this data transfer protocol, the device provides data from ADC_A on SDO-0A and data from ADC_B on SDO-0B. On power-up or after reset, the device supports the SPI-00-S-SDR protocol for reading data from the device. Table 3 provides the details of different legacy SPI protocols to read data from the device.


Table 3. SPI-xy-S-SDR Protocols for Reading From Device

PROTOCOL ⁽¹⁾	SCLK POLARITY (CPOL ⁽²⁾)	SCLK PHASE (CPHA ⁽²⁾) ⁽³⁾⁽⁴⁾	MSB LAUNCH EDGE	BUS WIDTH	t _{READ} ⁽⁵⁾⁽⁶⁾	TIMING DIAGRAM
SPI-00-S-SDR	Low (CPOL= 0)	Rising (CPHA = 0)	CS falling	1	$[15.5 \times t_{CLK} + k]$	Figure 47
SPI-01-S-SDR	Low (CPOL= 0)	Falling (CPHA = 1)	1 st SCLK rising	1	$[15.5 \times t_{CLK} + k]$	Figure 48
SPI-10-S-SDR	High (CPOL= 1)	Falling (CPHA = 0)	CS falling	1	$[15.5 \times t_{CLK} + k]$	Figure 47
SPI-11-S-SDR	High (CPOL= 1)	Rising (CPHA = 1)	1 st SCLK falling	1	$[15.5 \times t_{CLK} + k]$	Figure 48

- (1) For legacy SPI-compatible protocols, set the SDO_PROTOCOL bits in PROTOCOL_CFG register to 000b.
- (2) Configure the SPI_CPOL and SPI_CPHA bits in the PROTOCOL_CFG register for the desired CPOL and CPHA.
- (3) With SCLK ≥ 30 MHz, TI recommends data capture on the launch edge for the next bit.
- (4) With SCLK < 30 MHz, data can be captured either on the same edge as the SCLK phase or on the launch edge for the next bit.
- (5) t_{READ} is the read time for reading the 16-bit output data word. $k = (t_{SU CSCK} + t_{HT CKCS})$.
- (6) For ADS9234R devices, the read time for reading the 14-bit output data word is $[13.5 \times t_{CLK} + k]$.



Figure 47 and Figure 48 show timing diagrams for the SPI-00-S-SDR, SPI-10-SDR and SPI-01-S-SDR, SPI-11-SDR protocols, respectively.



7.6.2.1.2 SPI-Compatible Protocols With Bus Width Options and Single Data Rate (SPI-xy-D-SDR and SPI-xy-Q-SDR)

In this data transfer protocol, the bus width of reading data from each ADC can be increased to two SDOs or four SDOs. All combinations of clock phase and polarity are supported. The read time required for reading the output data word reduces with increases in bus width and, thus, t_{CYCLE} for zone 1 transfer reduces. The SDOs that are not enabled by the BUS_WIDTH register are set to tri-state. Table 4 provides the details of different SPI protocols with bus width options and single data rate to read data from the device.


Table 4. SPI-xy-D-SDR and SPI-xy-Q-SDR Protocols for Reading From Device

PROTOCOL ⁽¹⁾	SCLK POLARITY (CPOL) ⁽²⁾	SCLK PHASE (CPHA) ⁽³⁾⁽⁴⁾	MSB LAUNCH EDGE	BUS WIDTH ⁽⁵⁾	t _{READ} (6)(7)	TIMING DIAGRAM
SPI-00-D-SDR	Low (CPOL = 0)	Rising (CPHA = 0)	CS falling	2	$[7.5 \times t_{CLK} + k]$	Figure 49
SPI-01-D-SDR	Low (CPOL = 0)	Falling (CPHA = 1)	1 st SCLK rising	2	$[7.5 \times t_{CLK} + k]$	Figure 50
SPI-10-D-SDR	High (CPOL = 1)	Falling (CPHA = 0)	CS falling	2	$[7.5 \times t_{CLK} + k]$	Figure 49
SPI-11-D-SDR	High (CPOL = 1)	Rising (CPHA = 1)	1 st SCLK falling	2	$[7.5 \times t_{CLK} + k]$	Figure 50
SPI-00-Q-SDR	Low (CPOL = 0)	Rising (CPHA = 0)	CS falling	4	$[3.5 \times t_{CLK} + k]$	Figure 51
SPI-01-D-SDR	Low (CPOL = 0)	Falling (CPHA = 1)	1 st SCLK rising	4	$[3.5 \times t_{CLK} + k]$	Figure 52
SPI-10-D-SDR	High (CPOL = 1)	Falling (CPHA = 0)	CS falling	4	$[3.5 \times t_{CLK} + k]$	Figure 51
SPI-11-D-SDR	High (CPOL = 1)	Rising (CPHA = 1)	1 st SCLK falling	4	$[3.5 \times t_{CLK} + k]$	Figure 52

- (1) For SPI-compatible protocols with bus width options and SDR, set the SDO_PROTOCOL bits in the PROTOCOL_CFG register to 000b.
- (2) Configure the SPI_CPOL and SPI_CPHA bits in the PROTOCOL_CFG register for the desired CPOL and CPHA.
- (3) With SCLK ≥ 30 MHz, TI recommends data capture on the launch edge for the next bit.
- (4) With SCLK < 30 MHz, data can be captured either on the same edge as the SCLK phase or on the launch edge for the next bit.
- (5) For configuring the bus width, configure the BUS_WIDTH register.
- (6) t_{READ} is the read time for reading the 16-bit output data word. $k = (t_{SU_CSCK} + t_{HT_CKCS})$.
- (7) For ADS9234R devices, the read time for reading the 14-bit output data word is [6.5 x t_{CLK} + k] for a bus width of 2 and [3.5 x t_{CLK} + k] for a bus width of 4.



Figure 49, Figure 50, Figure 51, and Figure 52 show timing diagrams for the SPI-00-D-SDR and SPI-10-D-SDR, SPI-01-D-SDR and SPI-11-D-SDR, SPI-00-Q-SDR and SPI-10-Q-SDR, and SPI-01-Q-SDR and SPI-11-Q-SDR protocols, respectively.





7.6.2.1.3 SPI-Compatible Protocols With Bus Width Options and Double Data Rate (SPI-x1-S-DDR, SPI-x1-D-DDR, SPI-x1-Q-DDR)


In this data transfer protocol, the data rate for data transfer can be increased to double data rate. With double data rate, the device launches data on both edges (rising and falling) of the SCLK. The device supports both polarities of the clock and only one phase of clock (CPHA = 1). The read time required for reading the output data word reduces with increases in bus width and data rate. The SDOs that are not enabled by the BUS_WIDTH register are set to tri-state. Table 5 provides the details of different SPI protocols with bus width options and double data rate to read data from the device.

Table 5. SPI-x1-S-DDR, SPI-x1-D-DDR, and SPI-x1-Q-DDR Protocols for Reading From Device

PROTOCOL ⁽¹⁾	SCLK POLARITY (CPOL) ⁽²⁾	SCLK PHASE ⁽²⁾	MSB LAUNCH EDGE	BUS WIDTH ⁽³⁾	t _{READ} (4)(5)	TIMING DIAGRAM
SPI-01-S-DDR	Low (CPOL = 0)	Falling (CPHA = 1)	1 st SCLK rising	1	$[9 \times t_{CLK} + k]$	Figure 53
SPI-11-S-DDR	High (CPOL = 1)	Rising (CPHA = 1)	1 st SCLK falling	1	$[9 \times t_{CLK} + k]$	Figure 53
SPI-01-D-DDR	Low (CPOL = 0)	Falling (CPHA = 1)	1 st SCLK rising	2	$[5 \times t_{CLK} + k]$	Figure 54
SPI-11-D-DDR	High (CPOL = 1)	Rising (CPHA = 1)	1 st SCLK falling	2	$[5 \times t_{CLK} + k]$	Figure 54
SPI-01-Q-DDR	Low (CPOL = 0)	Falling (CPHA = 1)	1 st SCLK rising	4	$[3 \times t_{CLK} + k]$	Figure 55
SPI-11-Q-DDR	High (CPOL = 1)	Rising (CPHA = 1)	1 st SCLK falling	4	$[3 \times t_{CLK} + k]$	Figure 55

- (1) For SPI-compatible protocols with bus width options and DDR, set the SDO PROTOCOL bits in the PROTOCOL CFG register to 001b.
- (2) Configure the SPI_CPOL bits in the PROTOCOL_CFG register for the desired CPOL. The device supports CPHA = 1 only for SPI-compatible protocols with bus width options and DDR.
- (3) For configuring the bus width, configure the BUS_WIDTH register.
- (4) t_{READ} is the read time for reading the 16-bit output data word. $k = (t_{SU_CSCK} + t_{HT_CKCS})$.
- (5) For ADS9234R devices, the read time for reading the 14-bit output data word is [7.5 × t_{CLK} + k] for a bus width of 1, [3.5 × t_{CLK} + k] for a bus width of 2, and [3 × t_{CLK} + k] for a bus width of 4.

Figure 53, Figure 54, and Figure 55 illustrate timing diagrams for the SPI-01-S-DDR and SPI-11-S-DDR, SPI-01-D-DDR and SPI-11-D-DDR, and SPI-01-Q-DDR and SPI-11-Q-DDR protocols, respectively.








Figure 55. SPI-01-Q-DDR and SPI-11-Q-DDR Protocols



7.6.2.1.4 Clock Re-Timer (CRT) Protocols (CRT-S-SDR, CRT-D-SDR, CRT-Q-SDR, CRT-S-DDR, CRT-D-DDR, CRT-D-D-DDR, CRT-D-D-DDR, CRT-D-D-DDR, CRT-D-D-DDR, CRT-D


In clock re-timer (CRT) protocols, the device sends out data on the SDO lines with a synchronized clock on the STROBE line. The data are synchronized to the rising edges of the STROBE pulses. For CRT protocols with a single data rate, the host can capture data on the falling edges of the STROBE pulses. For double data rate, the host must capture data on both edges of STROBE. The clock source for the STROBE output can be selected as an external clock (SCLK) or an internal clock by configuring the CRT_CLK_SELECT bits in the CRT_CFG register. For reading data from the device, SCLK is only required when the STROBE output is selected as an external clock. The SDOs that are not enabled by the BUS_WIDTH register are set to tri-state. Table 6 provides the details of different CRT protocols to read data from the device.

Table 6. CRT-S-SDR, CRT-D-SDR, CRT-Q-SDR, CRT-S-DDR, CRT-D-DDR, and CRT-Q-DDR Protocols for Reading From Device


PROTOCOL ⁽¹⁾	SCLK POLARITY ⁽²⁾	CAPTURE EDGE	MSB LAUNCH EDGE	BUS WIDTH ⁽³⁾	t _{READ} ⁽⁴⁾	TIMING DIAGRAM
CRT-S-SDR	Low (CPOL = 0)	STROBE falling	1 st STROBE rising	1	[15.5 x t _{STROBE} + m]	Figure 56
CRT-D-SDR	Low (CPOL = 0)	STROBE falling	1 st STROBE rising	2	[7.5 × t _{STROBE} + m]	Figure 58
CRT-Q-SDR	Low (CPOL = 0)	STROBE falling	1 st STROBE rising	4	[3.5 × t _{STROBE} + m]	Figure 60
CRT-S-DDR	Low (CPOL = 0)	STROBE rising and falling	1 st STROBE rising	1	[7.5 × t _{STROBE} + m]	Figure 57
CRT-D-DDR	Low (CPOL = 0)	STROBE rising and falling	1 st STROBE rising	2	[3.5x t _{STROBE} + m]	Figure 59
CRT-Q-DDR	Low (CPOL = 0)	STROBE rising and falling	1 st STROBE rising	4	[1.5 × t _{STROBE} + m]	Figure 61

- (1) For CRT protocols with SDR, set the SDO_PROTOCOL bits in the PROTOCOL_CFG register to 010b. For CRT protocols with DDR, set the SDO_PROTOCOL bits to 011b in the PROTOCOL_CFG register.
- (2) The device only supports CPOL = 0 for CRT protocols with an external clock.
- (3) For configuring the bus width, configure the BUS_WIDTH register.
- (4) t_{READ} is the read time for reading the 16-bit output data word. For an external clock m = (t_{SU_CSCK} + t_{HT_CKCS}), and for an internal clock m = t_{D_CS_STROBE}.

Figure 56 through Figure 61 illustrate timing diagrams for the CRT-S-SDR, CRT-D-SDR, CRT-D-DDR, CRT-Q-DDR protocols, respectively.







For reading data, SCLK is only required when the STROBE output is selected as SCLK (external clock) in the CRT_CFG register. However, for configuring registers, SCLK is always required.



7.6.2.1.5 Parallel Byte Protocols (PB-xy-AB-SDR, PB-xy-AA-SDR)


In parallel byte protocols, the device sends out data from each ADC on all SDO lines in a byte format. The device supports all combinations of CPOL and CPHA in these protocols. The format of the data byte for these protocols can be set by the PARALLEL_MODE_DATA_FORMAT bits in the OUTPUT_DATA_WORD_CFG register. The device only supports a single data rate (SDR) in parallel byte protocols. Table 7 provides the details of different parallel byte protocols to read data from the device.

Table 7. PB-xy-AB-SDR, PB-xy-AA-SDR Protocols for Reading Data


PROTOCOL ⁽¹⁾	SCLK POLARITY (CPOL) ⁽²⁾	SCLK PHASE (CPHA)	MSB LAUNCH EDGE	DATA FORMAT ⁽³⁾	t _{READ} (4)	TIMING DIAGRAM
PB-00-AB-SDR	Low (CPOL = 0)	Rising (CPHA = 0)	CS falling	AB	$[3.5 \times t_{CLK} + k]$	Figure 62
PB-01-AB-SDR	Low (CPOL = 0)	Falling (CPHA = 1)	1 st SCLK rising	AB	$[3.5 \times t_{CLK} + k]$	Figure 63
PB-10-AB-SDR	High (CPOL = 1)	Falling (CPHA = 1)	CS falling	AB	$[3.5 \times t_{CLK} + k]$	Figure 62
PB-11-AB-SDR	High (CPOL = 1)	Rising (CPHA = 0)	1 st SCLK falling	AB	$[3.5 \times t_{CLK} + k]$	Figure 63
PB-00-AA-SDR	Low (CPOL = 0)	Rising (CPHA = 0)	CS falling	AA	$[3.5 \times t_{CLK} + k]$	Figure 64
PB-01-AA-SDR	Low (CPOL = 0)	Falling (CPHA = 1)	1 st SCLK rising	AA	$[3.5 \times t_{CLK} + k]$	Figure 65
PB-10-AA-SDR	High (CPOL = 1)	Falling (CPHA = 1)	CS falling	AA	$[3.5 \times t_{CLK} + k]$	Figure 64
PB-11-AA-SDR	High (CPOL = 1)	Rising (CPHA = 0)	1 st SCLK falling	AA	$[3.5 \times t_{CLK} + k]$	Figure 65

- (1) For parallel byte protocols, set the SDO_PROTOCOL bits in the PROTOCOL_CFG register to 1xxb.
- (2) Configure the SPI_CPOL and SPI_CPHA bits in the PROTOCOL_CFG register for the desired CPOL and CPHA.
- (3) For selecting the data format for parallel byte protocols, configure the PARALLEL_MODE_DATA_FORMAT bits in the OUTPUT_DATA_WORD_CFG register.
- (4) t_{READ} is the read time for reading the 16-bit output data word. $k = (t_{SU CSCK} + t_{HT CKCS})$.

Figure 62, Figure 63, Figure 64, and Figure 65 illustrate timing diagrams for the PB-00-AB-SDR and PB-10-AB-SDR, protocols, PB-01-AB-SDR and PB-11-AB-SDR, PB-00-AA-SDR and PB-10-AA-SDR, and PB-11-AA-SDR, respectively.







7.6.2.2 Device Setup

The enhanced-SPI digital interface and the device configuration registers offer multiple operation modes. This section describes how to select the hardware connection topology to meet different system requirements.

7.6.2.2.1 Single Device: All Enhanced-SPI Options

Figure 66 shows the connections between a host controller and a single device in order to exercise all options provided by the enhanced-SPI digital interface.




Figure 66. Enhanced-SPI Digital Interface, All Pins

7.6.2.2.2 Single Device: Minimum Pins for a Standard SPI Interface

Figure 67 shows the minimum-pin interface for applications using a standard SPI protocol.




Figure 67. SPI Interface, Minimum Pins

The $\overline{\text{CS}}$, SCLK, SDI, and SDO-0x pins constitute a standard SPI port of the host controller. The CONVST pin is tied to $\overline{\text{CS}}$, and the $\overline{\text{PD}/\text{RST}}$ pin is tied to DVDD. The SDO-1x, SDO-2x, and SDO-3x pins have no external connections. The following features are also available:

- Control the CONVST pin independently to get additional timing flexibility.
- Control PD/RST pin independently to add asynchronous reset functionality.
- Monitor the READY/STROBE pin for additional timing benefits.



7.6.2.3 Protocols for Configuring the Device


The device supports an SPI protocol for writing into the device with all combinations of clock polarity and phase. On power-up or after reset, the device supports the SPI-00-S protocol for configuring the device. of As shown in Table 8, the host controller can use any of the four legacy, SPI-compatible protocols (SPI-00-S, SPI- 01-S, SPI-10-S, or SPI-11-S) to write data to the device.

Table 8. SPI Protocols for Configuring the Device

PROTOCOL	SCLK POLARITY (CPOL) ⁽¹⁾	SCLK PHASE (CPHA) ⁽¹⁾	MSB CAPTURE EDGE	t _{WRITE} ⁽²⁾	TIMING DIAGRAM
SPI-00-S	Low (CPOL= 0)	Rising (CPHA = 0)	1 st SCLK rising	[15.5 × t _{CLK} + k]	Figure 68
SPI-01-S	Low (CPOL= 0)	Falling (CPHA = 1)	1 st SCLK falling	[15.5 × t _{CLK} + k]	Figure 69
SPI-10-S	High (CPOL= 1)	Falling (CPHA = 1)	1 st SCLK falling	[15.5 × t _{CLK} + k]	Figure 68
SPI-11-S	High (CPOL= 1)	Rising (CPHA = 0)	1 st SCLK rising	[15.5 × t _{CLK} + k]	Figure 69

- (1) Configure the SPI_CPOL and SPI_CPHA bits in the PROTOCOL_CFG register for the desired CPOL and CPHA.
- (2) t_{WRITE} is the write time for writing the 16-bit data word. $k = (t_{SU_CSCK} + t_{HT_CKCS})$.

Figure 68 and Figure 69 show timing diagrams for the SPI-00-S, SPI-10-S and SPI-01-S, SPI-11-S protocols, respectively, for configuring the device.



7.6.3 Reading and Writing Registers

To read a register or write into a register, the host must provide a 16-bit command frame C[15:0] on SDI. A command frame consists of an OPCODE[3:0], ADDRESS[3:0], and DATA[7:0]. The host must keep the CONVST signal high for reading and writing the registers. Figure 70 shows the command frame. Table 9 provides the details of commands for reading and writing registers.




Figure 70. Command Frame C[15:0]

Table 9. Commands for Reading and Writing Registers

O	PCODE[3:0]	DESCRIPTION	ADDRESS[3:0]	DATA[7:0]
O.	FCODE[3.0]	DESCRIPTION	ADDRESS[3.0]	DATA[1.0]
0000	NOP0	Command for conversion control and reading conversion results	N/A	N/A
0001	WRITE	Command for writing registers	4-bit register address	8-bit register data
0010	READ ⁽¹⁾	Command for reading registers	4-bit register address	00h or FFh
0101	Set bit	Command for setting specific bits in a register without changing the other bits	4-bit register address	Bits with values of 1 in DATA are set and bits with values of 0 in register data are not changed.
0110	Clear bit	Command for clearing specific bits in a register without changing the other bits	4-bit register address	Bits with values of 1 in DATA are cleared and bits with values of 0 in register data are not changed.
1111	NOP1	Command for conversion control and reading conversion results	N/A	N/A
Remain ing combin ations	xxxxxxxx	xxxxxxxx	Reserved	These commands are reserved and are treated by the device as no operation

⁽¹⁾ Register data for READ command is provided by device in the next frame.



7.7 Register Maps

7.7.1 ADS92x4R Registers

Table 10 lists the ADS92x4R registers. All register offset addresses not listed in Table 10 should be considered as reserved locations and the register contents should not be modified.

Table 10. ADS92X4R Registers

045-4	A	Danistar Nama	Castian
Offset	Acronym	Register Name	Section
0h	DEVICE_STATUS	Device status register	DEVICE_STATUS Register (Offset = 0h) [reset = 0h]
1h	POWER_DOWN_CFG	Power down configuration register	POWER_DOWN_C FG Register (Offset = 1h) [reset = 0h]
2h	PROTOCOL_CFG	Protocol configuration register	PROTOCOL_CFG Register (Offset = 2h) [reset = 0h]
3h	BUS_WIDTH	Bus width configuration register	BUS_WIDTH Register (Offset = 3h) [reset = 0h]
4h	CRT_CFG	Clock re-timer configuration register	CRT_CFG Register (Offset = 4h) [reset = 0h]
5h	OUTPUT_DATA_WORD_CFG	Output data word configuration register	OUTPUT_DATA_W ORD_CFG Register (Offset = 5h) [reset = 0h]
6h	DATA_AVG_CFG	Data averaging configuration register	DATA_AVG_CFG Register (Offset = 6h) [reset = 0h]
7h	REFBY2_OFFSET	REFby2 offset selection register	REFBY2_OFFSET Register (Offset = 7h) [reset = 0h]

Complex bit access types are encoded to fit into small table cells. Table 11 shows the codes that are used for access types in this section.

Table 11. ADS92x4R Access Type Codes

	71		
Access Type	Code	Description	
Read Type			
R	R	Read	
Write Type			
W	W	Write	
Reset or Defaul	t Value		
-n		Value after reset or the default value	
Register Array	Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.	
У		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.	



7.7.1.1 DEVICE_STATUS Register (Offset = 0h) [reset = 0h]

DEVICE_STATUS is shown in Figure 71 and described in Table 12.

Return to the Summary Table.

Device status register

Figure 71. DEVICE_STATUS Register




Table 12. DEVICE_STATUS Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-3	RESERVED	R	00000b	Reserved bits. Do not write to these bits. Read returns 00000b
2	ZONE2_TRANSFER	R/W	0b	This bit is set when the device operates in zone 2 transfer mode with a wide read cycle. This bit is a sticky bit. Write 1 to this bit to clear.
1	AVG_ERROR	R/W	0b	This bit is set when the device receives a falling edge of CS before the current averaging operation is complete. This bit is a sticky bit. Write 1 to this bit to clear.
0	RESERVED	R	0b	Reserved bits. Do not write to this bit. Read returns 0b.

7.7.1.2 POWER_DOWN_CFG Register (Offset = 1h) [reset = 0h]

POWER_DOWN_CFG is shown in Figure 72 and described in Table 13.

Return to the Summary Table.

Power down configuration register

Figure 72. POWER_DOWN_CFG Register




Table 13. POWER_DOWN_CFG Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-6	RESERVED	R	00b	Reserved bits. Do not write to these bits. Read returns 00b.
5	PD_REFBY2	R/W	0b	This bit powers down REFby2 output.
				0b = _1 : REFby2 is not powered down.
				1b = _2 : REFby2 is powered down.
4	RESERVED	R	0b	Reserved bits. Do not write to this bit. Read returns 0b.
3	PD_ADCB	R/W	0b	This bit powers down ADC_B and REFBUF_B.
				0b = _1 : ADC_B and REFBUF_B are not powered down.
				1b = _2 : ADC_B and REFBUF_B are powered down.
2	RESERVED	R	0b	
1	PD_ADCA	R/W	0b	This bit powers down ADC_A and REFBUF_A.
				0b = _1 : ADC_A and REFBUF_A are not powered down.
				1b = _2 : ADC_A and REFBUF_A are powered down.
0	PD_REF	R/W	0b	This bit powers down ADC's internal reference.
				0b = _1 : ADC internal reference is not powered down.
				1b = _2 : ADC internal reference is powered down.



7.7.1.3 PROTOCOL_CFG Register (Offset = 2h) [reset = 0h]

PROTOCOL_CFG is shown in Figure 73 and described in Table 14.

Return to the Summary Table.

Protocol configuration register

Figure 73. PROTOCOL_CFG Register




Table 14. PROTOCOL_CFG Register Field Descriptions

Bit	Field	Туре	Reset	Description
7	RESERVED	R	0b	Reserved bit. Do not write to this bit. Read returns 0b.
6-4	SDO_PROTOCOL[2:0]	R/W	000b	These bits set the protocol for reading data from the device.
				000b = _1 : Legacy, SPI compatible protocols (SPI-xy-S-SDR); SPI compatible protocols with bus width options and SDR (SPI-xy-D-SDR and SPI-xy-Q-SDR) protocols.
				001b = _2 : SPI compatible protocols with bus width options and DDR (SPI-x1-S-DDR, SPI-x1-D-DDR, SPI-x1-Q-DDR) protocols.
				010b = _3 : Clock re-timer (CRT) protocols with SDR (CRT-S-SDR, CRT-D-SDR, CRT-Q-SDR).
				011b = $_4$: CRT protocols with DDR (CRT-S-DDR, CRT-D-DDR, CRT-Q-DDR).
				100b = _5 : Parallel byte protocol. Writing 1xx enables parallel byte protocol.
				101b = _6 : Parallel byte protocol. Writing 1xx enables parallel byte protocol.
				110b = _7 : Parallel byte protocol. Writing 1xx enables parallel byte protocol.
				111b = _8 : Parallel byte protocol. Writing 1xx enables parallel byte protocol.
3-2	RESERVED	R	00b	Reserved bits. Do not write to these bits. Read returns 00b.
1	SPI_CPOL	R/W	0b	This bit sets the clock polarity for reading data from the device and writing data into the device.
				0b = _1 : CPOL = 0
				1b = _2 : CPOL = 1
0	SPI_CPHA	R/W	0b	This bit sets the clock phase for reading data from the device and writing data into the device.
				0b = _1 : CPHA = 0
				1b = _2 : CPHA = 1

7.7.1.4 BUS_WIDTH Register (Offset = 3h) [reset = 0h]

BUS_WIDTH is shown in Figure 74 and described in Table 15.

Return to the Summary Table.

Bus width configuration register

Figure 74. BUS_WIDTH Register






Table 15. BUS_WIDTH Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-2	RESERVED	R	000000b	Reserved bits. Do not write to these bits. Read returns 000000b.
1-0	SDO_WIDTH[1:0]	R/W	00b	These bits set the number of SDO lines for reading data from the device. If the device is configured for parallel byte protocol, then SDO_WIDTH is ignored and the device sends data over all eight SDO lines as per the parallel byte protocol. 00b = _1 : One SDO per ADC. 01b = _2 : One SDO per ADC. 10b = _3 : Dual SDO per ADC. 11b = 4 : Quad SDO per ADC.

7.7.1.5 CRT_CFG Register (Offset = 4h) [reset = 0h]

CRT_CFG is shown in Figure 75 and described in Table 16.

Return to the Summary Table.

Clock re-timer configuration register

Figure 75. CRT_CFG Register



Table 16. CRT_CFG Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-2	RESERVED	R	000000b	Reserved bits. Do not write to these bits. Read returns 000000b.
1-0	CRT_CLK_SELECT[1:0]	R/W	00b	These bits select the clock source for the strobe output for CRT protocols.
				00b = _1 : Serial clock (SCLK) is used for STROBE output.
				01b = _2 : INTCLK is used for the STROBE output.
				10b = _3 : INTCLK/2 is used for the STROBE output.
				11b = _4 : INTCLK/4 is used for the STROBE output.

7.7.1.6 OUTPUT_DATA_WORD_CFG Register (Offset = 5h) [reset = 0h]

OUTPUT_DATA_WORD_CFG is shown in Figure 76 and described in Table 17.

Return to the Summary Table.

Output data word configuration register

Figure 76. OUTPUT_DATA_WORD_CFG Register

7	6	5	4	3	2	1	0
RESERVE		READY_MASK	PARALLEL_M ODE_DATA_F ORMAT	RESE	ERVED	FIXED_PATTE RN_DATA	DATA_RIGHT_ ALIGNED
R-00b		R/W-0b	R/W-0b	R-	-00b	R/W-0b	R/W-0b



Table 17. OUTPUT_DATA_WORD_CFG Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-6	RESERVED	R	00b	Reserved bits. Do not write to these bits. Read returns 00b.
5	READY_MASK	R/W	Ob	This bit masks the READY output. The STROBE output is provided in CRT protocols even if READY_MASK is set to 1. TI recommends masking the READY output for the Conversion Control and Data Transfer Frame With Wide Read Cycle (Zone 2 Transfer) section.
				0b = _1 : Does not mask the READY output.
				1b = _2 : Masks the READY output.
4	PARALLEL_MODE_DATA _FORMAT	R/W	0b	This bit selects the format for the output data word in the parallel byte protocol.
				0b = _1 : Data format AA: byte from ADC_A followed by byte from ADC_A (PB-xy-AA-zDR protocol).
				1b = _2 : Data format AB: byte from ADC_A followed by byte from ADC_B (PB-xy-AB-zDR protocol).
3-2	RESERVED	R	00b	Reserved bits. Do not write to these bits. Read returns 00b.
1	FIXED_PATTERN_DATA	R/W	0b	This bit enables a fixed pattern in the output data word.
				0b = _1 : Device provides the conversion results from the register data in the output word.
				1b = _2 : Device provides a fixed pattern (A55AA55Ah) in the output data word.
0	DATA_RIGHT_ALIGNED	R/W	0b	This bit enables the right alignment in the output data word for ADS9234R device.
				0b = _1 : Data are left-aligned in the output data word.
				1b = _2 : Data are right-aligned in the output data word.

7.7.1.7 DATA_AVG_CFG Register (Offset = 6h) [reset = 0h]

DATA_AVG_CFG is shown in Figure 77 and described in Table 18.

Return to the Summary Table.

Data averaging configuration register

Figure 77. DATA_AVG_CFG Register




Table 18. DATA_AVG_CFG Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-2	RESERVED	R	000000b	Reserved bits. Do not write to these bits. Read returns 000000b.
1-0	EN_DATA_AVG[1:0]	R/W	00b	These bits enable averaging of conversion results.
				00b = _1 : No averaging.
				01b = _2 : No averaging.
				10b = _3 : Enables averaging of two conversion results.
				11b = _4 : Enables averaging of four conversion results.

7.7.1.8 REFBY2_OFFSET Register (Offset = 7h) [reset = 0h]

REFBY2_OFFSET is shown in Figure 78 and described in Table 19.

Return to the Summary Table.

REFby2 offset selection register



Figure 78. REFBY2_OFFSET Register




Table 19. REFBY2_OFFSET Register Field Descriptions

Bit	Field	Туре	Reset	Description				
7-1	RESERVED	R	0000000b	Reserved bits. Do not write to these bits. Read returns 0000000b.				
0	EN_REFBY2_OFFSET	R/W	0b	This bit enables the offset for the REFby2 output.				
				0b = _1 : Offset for the REFby2 output is disabled.				
				1b = _2 : Offset for the REFby2 output is enabled and the REFb output increases by 100 mV.				



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

This section presents general principles for designing these circuits, followed by an application circuit designed using the ADS92x4R.

8.1.1 ADC Input Driver

The input driver circuit for a high-precision ADC mainly consists of two parts: a driving amplifier and a charge kickback filter. The amplifier is used for signal conditioning of the input signal and the low output impedance of the amplifier provides a buffer between the signal source and the switched-capacitor inputs of the ADC. The charge kickback filter helps attenuate the sampling charge injection from the switched-capacitor input stage of the ADC, and band-limits the wideband noise contributed by the front-end circuit. Careful design of the front-end circuit is critical to meet the linearity and noise performance of the ADS92x4R.

8.1.1.1 Charge-Kickback Filter

The charge-kickback filter is an RC filter at the input pins of the ADC that filters the broadband noise from the front-end drive circuitry, and attenuates the sampling charge injection from the switched-capacitor input stage of the ADC. A filter capacitor, C_{FLT} (as shown in Figure 79), is connected from each input pin of the ADC to the ground. This capacitor helps reduce the sampling charge injection and provides a charge bucket to quickly charge the internal sample-and-hold capacitors during the acquisition process. Generally, the value of this capacitor must be at least 20 times the specified value of the ADC sampling capacitance. For the ADS92x4R, the input sampling capacitance is equal to 16 pF; therefore, for optimal performance, keep C_{FLT} greater than 320 pF. This capacitor must be a COG- or NP0-type. The type of dielectric used in COG or NP0 ceramic capacitors provides the most stable electrical properties over voltage, frequency, and temperature changes.




Figure 79. Charge Kickback Filter

Driving capacitive loads can degrade the phase margin of the input amplifier, thus making the amplifier marginally unstable. To avoid amplifier stability issues, series isolation resistors (R_{FLT}) are used at the output of the amplifiers. A higher value of R_{FLT} helps with amplifier stability, but adds distortion as a result of interactions with the nonlinear input impedance of the ADC. Distortion increases with source impedance, input signal frequency, and input signal amplitude. Therefore, the selection of R_{FLT} requires balancing the stability of the driver amplifier and distortion performance of the design. Always verify the stability and settling behavior of the driving amplifier and charge-kickback filter by TINA-TITM SPICE simulation. Keep the tolerance of the selected resistors less than 1% to keep the inputs balanced.

Application Information (continued)

8.1.2 Input Amplifier Selection

Selection criteria for the input amplifiers is highly dependent on the input signal type as well as the performance goals of the data acquisition system. Some key amplifier specifications to consider when selecting an appropriate amplifier to drive the inputs of the ADC are:

• Small-signal bandwidth. Select the small-signal bandwidth of the input amplifiers to be as high as possible after meeting the power budget of the system. Higher bandwidth reduces the closed-loop output impedance of the amplifier, thus allowing the amplifier to more easily drive the ADC sample-and-hold capacitor and the RC filter (the charge-kickback filter) at the inputs of the ADC. Higher bandwidth amplifiers offer faster settling times when driving the capacitive load of the charge-kickback filter, thus reducing harmonic distortion at higher input frequencies. Equation 4 describes the unity gain bandwidth (UGB) of the amplifier to be selected in order to maintain the overall stability of the input driver circuit:

$$\mathsf{UGB} \ge 4 \times \left(\frac{1}{2\pi \times \mathsf{R}_{\mathsf{FLT}} \times \mathsf{C}_{\mathsf{FLT}}}\right) \tag{4}$$

Distortion. Both the ADC and the input driver introduce distortion in a data acquisition block. Equation 5
shows that to make sure that the distortion performance of the data acquisition system is not limited by the
front-end circuit, the distortion of the input driver must be at least 10 dB less than the distortion of the ADC:

$$THD_{AMP} \leq THD_{ADC} - 10 (dB)$$
 (5)

 Noise. Noise contribution of the front-end amplifiers must be as low as possible to prevent any degradation in SNR performance of the system. Generally, to make sure that the noise performance of the data acquisition system is not limited by the front-end circuit, the total noise contribution from the front-end circuit must be kept below 20% of the input-referred noise of the ADC. Equation 6 explains that noise from the input driver circuit is band-limited by designing a low cutoff frequency, charge-kickback filter:

$$N_{\text{G}} \times \sqrt{2} \times \sqrt{\left(\frac{V_{1\!\!/_{\!\!f}-\text{AMP_PP}}}{6.6}\right)^2 + e_{n_\text{RMS}}^2 \times \frac{\pi}{2} \times f_{-3\text{dB}}} \quad \leq \quad \frac{1}{5} \times \frac{V_{\text{REF}}}{\sqrt{2}} \times 10^{-\left(\frac{\text{SNR(dB)}}{20}\right)}$$

where

- $V_{1/f AMP PP}$ is the peak-to-peak flicker noise in μV
- e_{n RMS} is the amplifier broadband noise density in nV/√Hz
- f_{-3dB} is the 3-dB bandwidth of the charge-kickback filter
- N_G is the noise gain of the front-end circuit that is equal to 1 in a buffer configuration

Settling Time. For DC signals with fast transients that are common in a multiplexed application, the input signal must settle within an 16-bit accuracy at the device inputs during the acquisition time window. This condition is critical to maintain the overall linearity performance of the ADC. Typically, amplifier data sheets specify the output settling performance only up to 0.1% to 0.001%, which may not be sufficient for the desired 16-bit accuracy. Therefore, always verify the settling behavior of the input driver by TINA-TI SPICE simulations before selecting the amplifier.

For additional details on SAR ADC input architecture and SAR ADC driver amplifier design, see the TI Precision Labs for ADCs.



8.2 Typical Application




Figure 80. DAQ Circuit for Lowest Distortion and Noise With the ADS92x4R for a 100-kHz Input Signal

8.2.1 Design Requirements

The design parameters are listed in Table 20 for this example.

Table 20. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
ADC sample rate	3 MSPS
Analog input signal	100 kHz, 8.192 V _{PP} , fully differential
SNR	> 92 dB
THD	< -105dB
INL	< ±1 LSB
Power supply	5-V analog, 3.3-V digital

8.2.2 Detailed Design Procedure


Figure 80 shows an application circuit for this example. The device incorporates an internal 2.5-V reference voltage and independent matched reference buffers for each ADC. The internal reference output (REFOUT) is decoupled with a 1-μF capacitor. The matched reference buffers provide a gain of 1.6384 V/V and generate a high-precision, 4.096-V reference voltage for each ADC channel. Decouple the reference buffer outputs (the REFP_A and REFP_B pins) with the REFM_A and REFM_B pins, respectively, with 10-μF decoupling capacitors. The circuit in Figure 80 shows a fully-differential data acquisition (DAQ) block optimized for low distortion and noise using the THS4551 and the ADS92x4R. Both differential ADC inputs are driven using a high-bandwidth, low-distortion, fully differential amplifier (FDA) designed in a gain of 1 V/V and an optimal RC charge-




kickback filter before going to the ADC. Generally, the distortion from the input driver must be at least 10 dB less than the ADC distortion. Therefore, these circuits use the low-power THS4551 as an input driver that provides exceptional AC performance because of its extremely low-distortion and high bandwidth specifications. In addition, the components of the charge kickback filter are selected to keep the noise from the front-end circuit low without adding distortion. This front-end circuit configuration requires a differential signal at the input of the FDA and provides a differential output to drive the ADC inputs. The FDA establishes a fixed common-mode voltage at the ADC inputs using the VOCM input pin from the FDA. The ADS92x4R incorporates a REFby2 buffer output for setting the common-mode voltage. The ADS92x4R REFby2 output is decoupled using a 1-μF capacitor and connected to each FDA VOCM input pin. Each VOCM pin is decoupled using a 0.1-μF capacitor. For a complete schematic, see the ADS9224REVM-PDK user's guide located in the ADS9224R SAR analog to digital converter evaluation module tool folder.

8.2.3 Application Curves

Figure 81 provides the typical FFT for the circuit in Figure 80 and Figure 82 provides the typical INL for the circuit in Figure 80.







9 Power Supply Recommendations

The devices have two separate power supplies: AVDD and DVDD. The reference buffers, internal reference voltage, and converter modules (ADC_A and ADC_B) operate on AVDD. The serial interface operates on DVDD. AVDD and DVDD can be independently set to any value within their permissible ranges.

To operate the device with SCLK more than 20-MHz, TI recommends to set the DVDD voltage as: $2.35 \text{ V} \leq \text{DVDD} \leq 5.5 \text{ V}$.

As shown in Figure 83, connect pins 12 and 29 together and place 1-µF decoupling capacitors between pin 12 (AVDD) and pin11 (GND), and between pin 29 (AVDD) and pin 30 (GND). To decouple the DVDD supply, place a 1-µF decoupling capacitor between pin 28 (DVDD) and pin 27 (GND).




Figure 83. Power-Supply Decoupling



10 Layout

10.1 Layout Guidelines

This section provides some layout guidelines for achieving optimum performance with the ADS92x4R.

10.1.1 Signal Path

As illustrated in Figure 84, the analog input signals are routed in opposite directions to the digital connections. The reference decoupling components are kept away from the switching digital signals. This arrangement prevents noise generated by digital switching activity from coupling to sensitive analog signals.

10.1.2 Grounding and PCB Stack-Up

Low inductance grounding is critical for achieving optimum performance. Grounding inductance is kept below 1 nH with 15-mil grounding vias and a printed circuit board (PCB) layout design that has at least four layers. Place all critical components of the signal chain on the top layer with a solid analog ground from subsequent inner layers to minimize via length to ground.

10.1.3 Decoupling of Power Supplies

Place the decoupling capacitors on AVDD and DVDD within 20 mil from the respective pins, and use a 15-mil via to ground from each capacitor. Avoid placing vias between any supply pin and the respective decoupling capacitor.

10.1.4 Reference Decoupling


Dynamic currents are present at the REFP_x and REFM_x pins during the conversion phase, and excellent decoupling is required to achieve optimum performance. Place a 10-µF, X7R-grade, ceramic capacitor with at least a 10-V rating, as illustrated in Figure 84. Select 0603- or 0805-size capacitors to keep equivalent series inductance (ESL) low. Connect the REFM_x pins to the decoupling capacitor before a ground via. Also place decoupling capacitors on the REFOUT and REFby2 pins.

10.1.5 Differential Input Decoupling

Dynamic currents are also present at the differential analog inputs of the ADS92x4R. Use C0G- or NPO-type capacitors to decouple these inputs because with these type of capacitors, capacitance stays almost constant over the full input voltage range. Lower-quality capacitors (such as X5R and X7R) have large capacitance changes over the full input-voltage range that may cause degradation in the performance of the device.



10.2 Layout Example



NOTE: Dimensions are in cm.

Figure 84. Example Layout for the ADS92x4R



11 Device and Documentation Support

11.1 Device Support

11.1.1 Development Support

TI Precision Labs for ADCs

11.2 Related Documentation

For related documentation see the following:

- Texas Instruments, THS4551 Low-Noise, Precision, 150-MHz, Fully Differential Amplifier data sheet
- Texas Instruments, 12 Bit 1 MSPS Single Supply Dual Channel Data Acquisition System for Optical Encoders in Motor Control Application reference guide
- Texas Instruments, REF50xx Low-Noise, Very Low Drift, Precision Voltage Reference data sheet
- Texas Instruments, OPAx350 High-Speed, Single-Supply, Rail-to-Rail Operational Amplifiers MicroAmplifier Series data sheet
- Texas Instruments, THS452x Very Low Power, Negative Rail Input, Rail-To-Rail Output, Fully Differential Amplifier data sheet
- Texas Instruments, ADS9224REVM-PDK user's guide

11.3 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to order now.

Table 21. Related Links

PARTS	PRODUCT FOLDER	ORDER NOW	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY	
ADS9224R	ADS9224R Click here ADS9234R Click here		Click here	Click here	Click here	
ADS9234R			Click here	Click here	Click here	

11.4 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.5 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.6 Trademarks

TINA-TI, E2E are trademarks of Texas Instruments.
All other trademarks are the property of their respective owners.

11.7 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

Submit Documentation Feedback

Copyright © 2018–2019, Texas Instruments Incorporated



11.8 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 10-Nov-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
ADS9224RIRHBR	Active	Production	VQFN (RHB) 32	3000 LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	ADS9224
ADS9224RIRHBR.B	Active	Production	VQFN (RHB) 32	3000 LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	ADS9224
ADS9224RIRHBT	Active	Production	VQFN (RHB) 32	250 SMALL T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	ADS9224
ADS9224RIRHBT.B	Active	Production	VQFN (RHB) 32	250 SMALL T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	ADS9224
ADS9234RIRHBR	Active	Production	VQFN (RHB) 32	3000 LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	ADS9234
ADS9234RIRHBR.B	Active	Production	VQFN (RHB) 32	3000 LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	ADS9234
ADS9234RIRHBT	Active	Production	VQFN (RHB) 32	250 SMALL T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	ADS9234
ADS9234RIRHBT.B	Active	Production	VQFN (RHB) 32	250 SMALL T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	ADS9234

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE OPTION ADDENDUM

www.ti.com 10-Nov-2025

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 12-Aug-2025

TAPE AND REEL INFORMATION





	-
A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ADS9224RIRHBR	VQFN	RHB	32	3000	330.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2
ADS9224RIRHBT	VQFN	RHB	32	250	180.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2
ADS9234RIRHBR	VQFN	RHB	32	3000	330.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2
ADS9234RIRHBT	VQFN	RHB	32	250	180.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2



www.ti.com 12-Aug-2025



*All dimensions are nominal

7 till dillitoriolorio di o monimidi							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ADS9224RIRHBR	VQFN	RHB	32	3000	350.0	350.0	43.0
ADS9224RIRHBT	VQFN	RHB	32	250	210.0	185.0	35.0
ADS9234RIRHBR	VQFN	RHB	32	3000	350.0	350.0	43.0
ADS9234RIRHBT	VQFN	RHB	32	250	210.0	185.0	35.0

5 x 5, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4224745/A





PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025