



18-Bit Analog-to-Digital Converter For Bridge Sensors

Check for Samples: ADS1130

FEATURES

- 18-Bit Noise-Free Resolution
- · Complete Front-End for Bridge Sensor
- Onboard Gain of 64
- Onboard Oscillator
- Selectable 10SPS or 80SPS Data Rates
- Simultaneous 50Hz and 60Hz Rejection at 10SPS
- External Voltage Reference up to 5V for Ratiometric Measurements
- Simple, Pin-Driven Control
- Two-Wire Serial Digital Interface
- Tiny TSSOP-16 Package
- Supply Range: 2.7V to 5.3V

APPLICATIONS

- Weigh Scales
- Strain Gauges


DESCRIPTION

The ADS1130 is a precision, 18-bit analog-to-digital converter (ADC). With an onboard low-noise gain amplifier, onboard oscillator, and precision 18-bit delta-sigma ADC, the ADS1130 provides a complete front-end solution for bridge sensor applications including weigh scales and strain gauges.

The low-noise amplifier has a gain of 64, supporting a full-scale differential input of ±39mV. The delta-sigma ADC has 18-bit effective resolution and is comprised of a third-order modulator and fourth-order digital filter. Two data rates are supported: 10SPS (with both 50Hz and 60Hz rejection) and 80SPS. The ADS1130 can be put into a low-power standby mode or shut off completely in power-down mode.

All of the features of the ADS1130 are controlled by dedicated pins; there are no digital registers to program. Data are output over an easily-isolated serial interface that connects directly to the MSP430 and other microcontrollers.

The ADS1130 is available in a TSSOP-16 package and is specified for operation from -40°C to +85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ORDERING INFORMATION

For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

ABSOLUTE MAXIMUM RATINGS(1)

Over operating free-air temperature range, unless otherwise noted.

	ADS1130	UNIT
AVDD to AGND	-0.3 to +6	V
DVDD to DGND	-0.3 to +6	V
AGND to DGND	-0.3 to +0.3	V
In a color of the	100, momentary	mA
Input current	10, continuous	mA
Analog input voltage to AGND	-0.3 to AVDD + 0.3	V
Digital input voltage to DGND	-0.3 to DVDD + 0.3	V
Maximum junction temperature	+150	°C
Operating temperature range	-40 to +85	°C
Storage temperature range	-60 to +150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



ELECTRICAL CHARACTERISTICS


All specifications at $T_A = +25$ °C, AVDD = DVDD = REFP = +5V, and REFN = AGND, unless otherwise noted.

				ADS1130			
PARAMETER		CONDITIONS	MIN	TYP	MAX	UNIT	
ANALOG INPUTS							
Full-scale input volta	ge (AINP – AINN)			±0.5V _{REF} /64		V	
Common-mode input	t range		AGND + 1.5V		AVDD – 1.5V	V	
Differential input curr	ent			±2		nA	
SYSTEM PERFORM	IANCE						
Resolution		No missing codes	18			Bits	
5		SPEED = high		80		SPS	
Data rate		SPEED = low		10		SPS	
Digital filter settling ti	me	Full settling		4		Conversions	
Integral nonlinearity	(INL)	Differential input, end-point fit		±20		ppm of FSR	
Input offset error				±120		ppm of FSR	
Input offset drift				±10		nV/°C	
Gain error				±1		%	
Gain drift				±5		ppm/°C	
Normal-mode rejection	on	f _{IN} = 50Hz or 60Hz ±1Hz, f _{DATA} = 10SPS		90		dB	
Common-mode rejection		at dc		100		dB	
		f _{DATA} = 10SPS		300		nV _{PP} (1)	
Input-referred noise		$f_{DATA} = 80SPS$		500		nV _{PP} ⁽¹⁾	
Power-supply rejection	nn .	at dc		100		dВ	
VOLTAGE REFERE		at uc		100		ub ub	
		V _{REF} = REFP – REFN	1.5	AVDD	AVDD + 0.1V	V	
		V _{REF} = KEFF - KEFN	AGND – 0.1	AVDD	REFP – 1.5	V	
			REFN + 1.5			V	
			KEFN + 1.5	40	AVDD + 0.1		
	out current			10		nA	
DIGITAL	1.,						
	V _{IH}		0.7 DVDD		DVDD + 0.1	V	
Logic levels	V _{IL}		DGND		0.2 DVDD	V	
Voltage reference inp Negative reference in Positive reference inp Voltage reference inp DIGITAL Logic levels Input leakage Serial clock input freq	V _{OH}	I _{OH} = 1mA	DVDD - 0.4			V	
	V _{OL}	I _{OL} = 1mA			0.2 DVDD	V	
Input leakage		0 < V _{IN} < DVDD			±10	μA	
	quency (f _{SCLK})				5	MHz	
POWER SUPPLY							
Power-supply voltage	e (AVDD, DVDD)		2.7		5.3	V	
		Normal mode, AVDD = 3V		900	1500	μΑ	
Analog supply currer	nt .	Normal mode, AVDD = 5V		900	1500	μΑ	
Analog supply currer	ıı	Standby mode		0.1	1	μΑ	
		Power-down		0.1	1	μΑ	
		Normal mode, DVDD = 3V		60	100	μΑ	
		Normal mode, DVDD = 5V		95	150	μΑ	
igital supply current		Standby mode, SCLK = high, DVDD = 3V		45	70	μΑ	
		Standby mode, SCLK = high, DVDD = 5V		65	80	μA	
		Power-down		0.2		μA	
		Normal mode, AVDD = DVDD = 3V		2.9		mW	
Power dissipation, to	tal	Normal mode, AVDD = DVDD = 5V		5.0		mW	
. ,		Standby mode, AVDD = DVDD = 5V		0.3		mW	
TEMPERATURE		· · ·	I				
Operating temperatu	re range		-40		+85	°C	
	· ·						

⁽¹⁾ PP signifies peak-to-peak noise.



PIN CONFIGURATION



PIN DESCRIPTIONS

NAME	TERMINAL	ANALOG/DIGITAL INPUT/OUTPUT	DESCRIPTION
DVDD	1	Digital	Digital power supply: 2.7V to 5.3V
DGND	2-4	Digital	Digital ground
CAP	5, 6	Analog	Gain amplifier bypass capacitor connection
AINP	7	Analog input	Positive analog input
AINN	8	Analog input	Negative analog input
REFN	9	Analog input	Negative reference input
REFP	10	Analog input	Positive reference input
AGND	11	Analog	Analog ground
AVDD	12	Analog	Analog power supply, 2.7V to 5.3V
SPEED	13	Digital input	Data rate select: SPEED DATA RATE 0 10SPS 1 80SPS
PDWN	14	Digital input	Power-down: Holding this pin low powers down the entire converter and resets the ADC.
SCLK	15	Digital input	Serial clock: Clock out data on the rising edge. Also used to initiate Sleep mode. See the <i>Standby Mode</i> section for more details.
			Dual-purpose output:
DRDY/DOUT	16	Digital output	Data ready: Indicates valid data by going low.
			Data output: Outputs data, MSB first, on the first rising edge of SCLK.

www.ti.com

OVERVIEW

The ADS1130 is a precision, 18-bit ADC that includes a low-noise amplifier, internal oscillator, third-order delta-sigma ($\Delta\Sigma$) modulator, and fourth-order digital filter. The ADS1130 provides a complete front-end solution for bridge sensor applications such as weigh scales, strain gauges, and pressure sensors.

Data can be output at 10SPS for excellent 50Hz and 60Hz rejection, or at 80SPS when higher speeds are needed. The ADS1130 is easy to configure, and all digital control is accomplished through dedicated pins; there are no registers to program. A simple two-wire serial interface retrieves the data.

ANALOG INPUTS (AINP, AINN)

The input signal to be measured is applied to the input pins AINP and AINN. The ADS1130 accepts differential input signals, but can also measure unipolar signals.

LOW-NOISE AMPLIFIER

The ADS1130 features a low-drift, low-noise amplifier that provides a complete front-end solution for bridge sensors. A simplified diagram is shown in Figure 1. It consists of two chopper-stabilized amplifiers (A1 and A2) and three accurately-matched resistors (R1, R51, and R52), which construct a differential front-end stage with a gain of 64, followed by gain stage A3 (Gain = 1). The inputs are equipped with an electromagnetic interference (EMI) filter, as shown in Figure 1. The cutoff frequency of the EMI filter is 19.6MHz. With a 5V reference, the bipolar input range is -39mV to +39mV. The inputs of the ADS1130 are protected with internal ESD diodes connected to the power-supply rails.




Figure 1. Simplified Diagram of the Amplifier

Bypass Capacitor

Place a 0.1µF external capacitor between the two capacitor pins (CAP). A high-quality capacitor is recommended for best performance.

VOLTAGE REFERENCE INPUTS (REFP, REFN)

The voltage reference used by the modulator is generated from the voltage difference between REFP and REFN: $V_{REF} = REFP - REFN$. The reference inputs use a structure similar to that of the analog inputs. In order to increase the reference input impedance, a switching buffer circuitry is used to reduce the input equivalent capacitance. The reference drift and noise impact ADC performance. In order to achieve best results, pay close attention to the reference noise and drift specifications. A simplified diagram of the circuitry on the reference inputs is illustrated in Figure 2. The switches and capacitors can be modeled approximately using an effective impedance of:

$$Z_{\text{EFF}} = \frac{1}{2 f_{\text{MOD}} C_{\text{BUF}}}$$

Where:


 f_{MOD} = modulator sampling frequency (76.8kHz)

 $C_{\mbox{\scriptsize BUF}}$ = input capacitance of the buffer



For the ADS1130:

$$Z_{EFF} = \frac{1}{(2)(76.8kHz)(13fF)} = 500M\Omega$$



(1) $f_{MOD} = 76.8 \text{kHz}.$

Figure 2. Simplified Reference Input Circuitry

ESD diodes protect the reference inputs. To prevent these diodes from turning on, make sure the voltages on the reference pins do not go below GND by more than 100mV, and likewise, do not exceed AVDD by 100mV:

GND - 100mV < (REFP or REFN) < AVDD + 100mV

FREQUENCY RESPONSE

The ADS1130 uses a sinc⁴ digital filter with the frequency response shown in Figure 3. The frequency response repeats at multiples of the modulator sampling frequency of 76.8kHz. The overall response is that of a low-pass filter with a –3dB cutoff frequency of 3.32Hz with the SPEED pin tied low (10SPS data rate) and 11.64Hz with the SPEED pin tied high (80SPS data rate).

To help see the response at lower frequencies, Figure 4(a) illustrates the response out to 100Hz, when the data rate = 10SPS. Notice that signals at multiples of 10Hz are rejected, and therefore simultaneous rejection of 50Hz and 60Hz is achieved.

The benefit of using a sinc⁴ filter is that every frequency notch has four zeros on the same location. This response, combined with the low-drift internal oscillator, provides an excellent normal-mode rejection of line-cycle interference.

Figure 4(b) shows the same plot, but enlarges the view at the 50Hz and 60Hz notches with the SPEED pin tied low (10SPS data rate).




Figure 3. Frequency Response




Figure 4. Frequency Response Out To 100Hz

Submit Documentation Feedback

Copyright © 2009–2012, Texas Instruments Incorporated



SETTLING TIME

Large changes in the input signal require settling time. For example, an external multiplexer in front of the ADS1130 can cause large changes in the input voltage when switching the multiplexer input channels. Abrupt changes in the input require four data conversion cycles to settle. When continuously converting, five readings may be necessary in order to settle the data. If the change in input occurs in the middle of the first conversion, four more full conversions of the fully-settled input are required to get fully-settled data. Discard the first four readings because they contain only partially-settled data. Figure 5 illustrates the settling time for the ADS1130 in Continuous Conversion mode.

DATA RATE

The ADS1130 data rate is set by the SPEED pin, as shown in Table 1. When SPEED is low, the data rate is nominally 10SPS. This data rate provides the lowest noise, and also has excellent rejection of both 50Hz and 60Hz line-cycle interference. For applications requiring fast data rates, setting SPEED high selects a data rate of nominally 80SPS.

Table 1. Data Rate Settings

SPEED PIN	DATA RATE				
0	10SPS				
1	80SPS				

DATA FORMAT

The ADS1130 outputs 18 bits of data in binary two's complement format. The least significant bit (LSB) has a weight of $(0.5V_{REF}/64)(2^{17}-1)$. The positive full-scale input produces an output code of 1FFFFh and the negative full-scale input produces an output code of 40000h. The output clips at these codes for signals exceeding full-scale. Table 2 summarizes the ideal output codes for different input signals.

Table 2. Ideal Output Code vs Input Signal⁽¹⁾

INPUT SIGNAL V _{IN} (AINP – AINN)	IDEAL OUTPUT
≥ +0.5V _{REF} /64	1FFFFh
(+0.5V _{REF} /64)/(2 ¹⁷ - 1)	00001h
0	00000h
(-0.5V _{REF} /64)/(2 ¹⁷ - 1)	3FFFFh
≤ -0.5V _{REF} /64	40000h

(1) Excludes effects of noise, INL, offset, and gain errors.

DATA READY/DATA OUTPUT (DRDY/DOUT)

This digital output pin serves two purposes. First, it indicates when new data are ready by going low. Afterwards, on the first rising edge of SCLK, the DRDY/DOUT pin changes function and begins outputting the conversion data, most significant bit (MSB) first. Data are shifted out on each subsequent SCLK rising edge. After all 18 bits have been retrieved, the pin can be forced high with additional SCLKs. It then stays high until new data are ready. This configuration is useful when polling on the status of DRDY/DOUT to determine when to begin data retrieval.

SERIAL CLOCK INPUT (SCLK)

This digital input shifts serial data out with each rising edge. This input has built-in hysteresis, but care should still be taken to ensure a clean signal. Glitches or slow-rising signals can cause unwanted additional shifting. For this reason, it is best to make sure the rise and fall times of SCLK are both less than 50ns.




Figure 5. Settling Time in Continuous Conversion Mode



DATA RETRIEVAL

The ADS1130 continuously converts the analog input signal. To retrieve data, wait until $\overline{DRDY}/DOUT$ goes low, as shown in Figure 6. After $\overline{DRDY}/DOUT$ goes low, begin shifting out the data by applying SCLKs. Data are shifted out MSB first. It is not required to shift out all 18 bits of data, but the data must be retrieved before new data are updated (within t_{CONV})

or else the data are overwritten. Avoid data retrieval during the update period (t_{UPDATE}). To avoid having DRDY/DOUT remain in the state of the last bit, the 24 SCLKs may be applied to force $\overline{DRDY}/DOUT$ high. This technique is useful when a host controlling the device is polling $\overline{DRDY}/DOUT$ to determine when data are ready. Do not apply more than 24 SCLKs during data retrieval.




Figure 6. Data Retrieval Timing

SYMBOL	DESCRIPTION	MIN	TYP	MAX	UNITS	
t _{DS}	DRDY/DOUT low to first SCLK rising e	edge	0			ns
t _{SCLK}	SCLK positive or negative pulse width	100			ns	
t _{PD}	SCLK rising edge to new data bit valid			50	ns	
t _{HT}	SCLK rising edge to old data bit valid:	hold time	0			ns
t _{UPDATE}	Data updating: no readback allowed	Data updating: no readback allowed				μs
	Conversion time (4/data rate)	SPEED = 1		12.5		ms
tCONV	Conversion time (1/data rate)	SPEED = 0		100		ms

www.ti.com

STANDBY MODE

Standby mode dramatically reduces power consumption by shutting down most of the circuitry. In Standby mode, the entire analog circuitry is powered down and only the clock source circuitry is awake to reduce the wake-up time from the Standby mode. To enter Standby mode, simply hold SCLK high after DRDY/DOUT goes low; see Figure 7. Standby mode can be initiated at any time during readback.

When t_{STANDBY} has passe<u>d with SCLK</u> held high, Standby mode activates. DRDY/DOUT stays high when Standby mode begins. SCLK must remain high to stay in Standby mode. To exit Standby mode (wakeup), set SCLK low. The first data after exiting Standby mode is valid.




Figure 7. Standby Mode Timing (can be used for single conversions)

SYMBOL	DESCRIPTION		MIN	MAX	UNITS
	SCLK high after DRDY/DOUT goes low	SPEED = 1	0	12.44	ms
t _{DSS}	to activate Standby mode	SPEED = 0	0	99.94	ms
	Chandle, and do notice time	SPEED = 1	20		μs
^T STANDBY	Standby mode activation time	SPEED = 0	20		μs
	Data ready often exiting Standby made	SPEED = 1	52.51	52.51	ms
t _{S_RDY}	Data ready after exiting Standby mode	SPEED = 0	401.8	401.8	ms



POWER-UP SEQUENCE

When powering up the ADS1130, AVDD and DVDD must be powered up before the PDWN pin goes high, as shown in Figure 8. If PDWN is not controlled by a microprocessor, a simple RC delay circuit must be implemented, as shown in Figure 9.

POWER-DOWN MODE

Power-Down mode shuts down the entire ADC circuitry and reduces the total power consumption close to zero. To enter Power-Down mode, simply hold the PDWN pin low. Power-Down mode also resets the entire circuitry to free the ADC circuitry from locking up to an unknown state. Power-Down mode can be initiated at any time during readback; it is not necessary to retrieve all 18 bits of data beforehand. Figure 10 shows the wake-up timing from Power-Down mode.





Figure 8. Power-Up Timing Sequence



(1) AVDD must be powered up at least 10 μ s before $\overline{\text{PDWN}}$ goes high.

Figure 9. RC Delay Circuit




Figure 10. Wake-Up Timing from Power-Down Mode

SYMBOL	DESCRIPTION	MIN	TYP	UNITS
t _{WAKEUP}	Wake-up time after Power-Down mode		8	рs
t _{PDWN}	PDWN pulse width	30		μs



www.ti.com

REVISION HISTORY

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CI	hanges from Original (June 2009) to Revision A	Pag	е
•	Deleted NRND watermark		1

www.ti.com 11-Nov-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
ADS1130IPW	Active	Production	TSSOP (PW) 16	90 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ADS1130
ADS1130IPW.B	Active	Production	TSSOP (PW) 16	90 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ADS1130
ADS1130IPWR	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ADS1130
ADS1130IPWR.B	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ADS1130

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE MATERIALS INFORMATION

www.ti.com 23-May-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	U	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ADS1130IPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

www.ti.com 23-May-2025




*All dimensions are nominal

Ì	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ı	ADS1130IPWR	TSSOP	PW	16	2000	350.0	350.0	43.0

PACKAGE MATERIALS INFORMATION

www.ti.com 23-May-2025

TUBE




*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
ADS1130IPW	PW	TSSOP	16	90	530	10.2	3600	3.5
ADS1130IPW.B	PW	TSSOP	16	90	530	10.2	3600	3.5



SMALL OUTLINE PACKAGE



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025