- Members of the Texas Instruments Widebus™ Family
- 3-State True Outputs
- Full Parallel Access for Loading
- Flow-Through Architecture Optimizes
   PCB Layout
- Distributed V<sub>CC</sub> and GND Pin Configuration Minimizes High-Speed Switching Noise
- EPIC<sup>™</sup> (Enhanced-Performance Implanted CMOS) 1-µm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) Packages Using 25-mil Center-to-Center Pin Spacings and 380-mil Fine-Pitch Ceramic Flat (WD) Packages Using 25-mil Center-to-Center Pin Spacings

#### description

The 'AC16373 are 16-bit transparent D-type latches with 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. The device can be used as two 8-bit latches or one 16-bit latch. When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the levels set up at the D inputs.

54AC16373 ... WD PACKAGE 74AC16373 ... DL PACKAGE (TOP VIEW)

		1
1	ر 48	1LE
2	47	] 1D1
3	46	] 1D2
4	45	] GND
5	44	D3 1D3
6	43	] 1D4
7	42	□ v <sub>cc</sub>
8	41	D5 1D5
9	40	D6
10	39	] GND
11	38	] 1D7
12	37	] 1D8
13	36	D 2D1
14	35	D2 2D2
15	34	] GND
16	33	] 2D3
17	32	D 2D4
18	31	] v <sub>cc</sub>
19	30	] 2D5
20	29	] 2D6
21	28	] GND
22	27	] 2D7
23	26	] 2D8
24	25	2LE
	2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23	2 47 3 46 4 45 5 44 6 43 7 42 8 41 9 40 10 39 11 38 12 37 13 36 14 35 15 34 16 33 17 32 18 31 19 30 20 29 21 28 22 27 23 26

A buffered output-enable  $(\overline{OE})$  input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components.  $\overline{OE}$  does not affect internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The 74AC16373 is packaged in TI's shrink small-outline package (DL), which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The 54AC16373 is characterized for operation over the full military temperature range of –55°C to 125°C. The 74AC16373 is characterized for operation from –40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


EPIC and Widebus are trademarks of Texas Instruments Incorporated.



#### **FUNCTION TABLE**


	INPUTS		OUTPUT
OE	LE	D	Q
L	Н	Н	Н
L	Н	L	L
L	L	Χ	Q <sub>0</sub>
Н	X	Χ	Z


## logic symbol†



<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### logic diagram (positive logic)





To Seven Other Channels

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	–0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Output voltage range, V <sub>O</sub> (see Note 1)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ )	±20 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub> )	±50 mA
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$	±50 mA
Continuous current through V <sub>CC</sub> or GND	±400 mA
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 2): DL package	1.2 W
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.



<sup>2.</sup> The maximum package power dissipation is calculated using a junction temperature of 150 °C and a board trace length of 750 mils.

## 54AC16373, 74AC16373 16-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCAS121B - MARCH 1990 - REVISED APRIL 1996

### recommended operating conditions (see Note 3)

			54	AC1637	3	74	AC1637	3	UNIT	
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
VCC	Supply voltage	_	3	5	5.5	3	5	5.5	V	
		V <sub>CC</sub> = 3 V	2.1			2.1				
VIH	High-level input voltage	V <sub>CC</sub> = 4.5 V	3.15			3.15			V	
		V <sub>CC</sub> = 5.5 V	3.85			3.85				
V <sub>IL</sub> Low-level input voltage		V <sub>CC</sub> = 3 V			0.9			0.9		
		V <sub>CC</sub> = 4.5 V		Ž,	1.35			1.35	V	
		V <sub>CC</sub> = 5.5 V		13.	1.65			1.65		
VI	Input voltage		0	Q.	VCC	0		VCC	V	
Vo	Output voltage		0	5	VCC	0		VCC	V	
		VCC = 3 V	Ŷ	)	-4			-4		
ІОН	High-level output current	V <sub>CC</sub> = 4.5 V	720		-24			-24	mA	
		V <sub>CC</sub> = 5.5 V	4		-24			-24		
		V <sub>CC</sub> = 3 V			12			12		
lOL	Low-level output current	V <sub>CC</sub> = 4.5 V			24			24	mA	
		V <sub>CC</sub> = 5.5 V			24			24		
Δt/Δν	Input transition rise or fall rate		0		10	0		10	ns/V	
TA	Operating free-air temperature	_	-55		125	-40		85	°C	

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETER	TEST CONDITIONS		T,	Δ = 25°C	;	54AC1	16373	74AC1	6373	UNIT
PARAMETER	TEST CONDITIONS	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	ONIT
		3 V	2.9			2.9		2.9		
	I <sub>OH</sub> = -50 μA	4.5 V	4.4			4.4		4.4		
		5.5 V	5.4			5.4		5.4		
Voн	$I_{OH} = -4 \text{ mA}$	3 V	2.58			2.48		2.48		V
	I <sub>OL</sub> = -24 mA	4.5 V	3.94			3.8	4	3.8		
	IOL = -24 IIIA	5.5 V	4.94			4.8	1/5	4.8		
	$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5 V				3.85	9E	3.85		
		3 V			0.1	7	0.1		0.1	
	I <sub>OL</sub> = 50 μA	4.5 V			0.1	$\mathcal{O}_{\mathcal{I}_{\mathcal{I}}}$	0.1		0.1	
		5.5 V			0.1	<sup>3</sup> 0,	0.1		0.1	
VOL	I <sub>OL</sub> = 12 mA	3 V			0.36	40	0.44		0.44	V
	I <sub>OL</sub> = 24 mA	4.5 V			0.36		0.44		0.44	
	10L = 24 111A	5.5 V			0.36		0.44		0.44	
	$I_{OL} = 75 \text{ mA}^{\dagger}$	5.5 V					1.65		1.65	
lį	$V_I = V_{CC}$ or GND	5.5 V			±0.1		±1		±1	μΑ
loz	$V_O = V_{CC}$ or GND	5.5 V			±0.5		±5		±5	μΑ
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			8		80		80	μΑ
C <sub>i</sub>	$V_I = V_{CC}$ or GND	5 V		4.5						pF
Co	$V_O = V_{CC}$ or GND	5 V		12						pF

<sup>†</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.



# timing requirements over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted) (see Figure 1)

		T <sub>A</sub> = 2	T <sub>A</sub> = 25°C		16373	74AC16373		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t <sub>W</sub>	Pulse duration, LE high	5		5	10,01	5		ns
t <sub>su</sub>	Setup time, data before LE↓	1.5		1.5	11/2	1.5		ns
th	Hold time, data after LE↓	3	·	3		3		ns

## timing requirements over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

		T <sub>A</sub> = 2	25°C	54AC16373		74AC16373		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t <sub>W</sub>	Pulse duration, LE high	4		4	J. W	4		ns
t <sub>su</sub>	Setup time, data before LE↓	1.5		1.5	116	1.5		ns
t <sub>h</sub>	Hold time, data after LE↓	2.5		2.5		2.5		ns

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	T,	T <sub>A</sub> = 25°C			6373	74AC1	6373	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
<sup>t</sup> PLH	5	D Q	3.7	10.6	13.4	3.7	15.1	3.7	15.1	ns
<sup>t</sup> PHL	Ь		4.3	11.3	14	4.3	14.8	4.3	14.8	115
<sup>t</sup> PLH	LE	Q	4.6	12.9	15.8	4.6	18.6	4.6	18.6	ns
<sup>t</sup> PHL	LL		4.5	12.1	14.6	4.5	16.4	4.5	16.4	115
<sup>t</sup> PZH	<u>OE</u>	Q	4.2	11.8	14.8	4.2	17.5	4.2	17.5	ns
t <sub>PZL</sub>	OE	Q	5.4	16.3	19.8	5.4	22.3	5.4	22.3	115
<sup>t</sup> PHZ	ŌĒ	Q	4.2	7.9	9.5	4.2	10.2	4.2	10.2	ns
<sup>t</sup> PLZ	OE .	ά	3.8	7.1	8.9	3.8	9.8	3.8	9.8	115

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	T,	T <sub>A</sub> = 25°C			6373	74AC16373		UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
<sup>t</sup> PLH	D	Q	3.1	6.7	8.5	3.1	9.7	3.1	9.7	
<sup>t</sup> PHL	Ь		3.5	7.3	9.1	3.5	10/1	3.5	10.1	ns
<sup>t</sup> PLH	1.5	LE Q	3.8	8.2	10.2	3.8	11.9	3.8	11.9	ns
t <sub>PHL</sub>	LL		3.6	7.8	9.7	3.6	10.9	3.6	10.9	115
<sup>t</sup> PZH	ŌĒ	Q	3.5	7.4	9.4	3.5	10.8	3.5	10.8	20
t <sub>PZL</sub>	OE	Q	4.3	9.1	11.3	4.3	12.8	4.3	12.8	ns
<sup>t</sup> PHZ	ŌĒ	Q	3.9	6.6	8	3.9	8.8	3.9	8.8	ns
t <sub>PLZ</sub>	OE .		3.7	5.9	7.4	3.7	8.1	3.7	8.1	115


### operating characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$

	PARAMETER	TEST COM	TYP	UNIT		
C		Outputs enabled	C. 50 pF		43	nE.
C <sub>pd</sub>	Power dissipation capacitance per latch	Outputs disabled	$C_L = 50 \text{ pF},$	f = 1 MHz	5	pF

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

**VOLTAGE WAVEFORMS** 

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \ \Omega$ ,  $t_f = 3 \ ns$ ,  $t_f = 3 \ ns$ .

**VOLTAGE WAVEFORMS** 

D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



www.ti.com 11-Nov-2025

#### PACKAGING INFORMATION

Orderable part number	Status (1)	Material type	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
74AC16373DL	Obsolete	Production	SSOP (DL)   48	-	-	Call TI	Call TI	-40 to 85	AC16373
74AC16373DLR	Active	Production	SSOP (DL)   48	1000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AC16373
74AC16373DLR.A	Active	Production	SSOP (DL)   48	1000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AC16373

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 24-Jul-2025

### TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
74AC16373DLR	SSOP	DL	48	1000	330.0	32.4	11.35	16.2	3.1	16.0	32.0	Q1

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 24-Jul-2025



#### \*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
ı	74AC16373DLR	SSOP	DL	48	1000	356.0	356.0	53.0	

## DL (R-PDSO-G48)

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025